Block I Apollo Guidance Computer (AGC)

How to build one in your basement

Part 7: C++ Simulator

John Pultorak December, 2004

Abstract

This report describes my successful project to build a working reproduction of the 1964 prototype for the Block I Apollo Guidance Computer. The AGC is the flight computer for the Apollo moon landings, and is the world's first integrated circuit computer.

I built it in my basement. It took me 4 years.

If you like, you can build one too. It will take you less time, and yours will be better than mine.

I documented my project in 9 separate .pdf files:

Part 1	Overview: Introduces the project.
Part 2	CTL Module: Design and construction of the control module.
Part 3	PROC Module: Design and construction of the processing (CPU) module.
Part 4	MEM Module: Design and construction of the memory module.
Part 5	IO Module: Design and construction of the display/keyboard (DSKY) module.
Part 6	Assembler: A cross-assembler for AGC software development.
Part 7	C++ Simulator: A low-level simulator that runs assembled AGC code.
Part 8	Flight Software: My translation of portions of the COLOSSUS 249 flight software.
Part 9	Test & Checkout: A suite of test programs in AGC assembly language.

Overview

This document describes my AGC Block I C++ simulator. I developed it almost entirely from detailed information in this document:

A. Hopkins, R. Alonso, and H. Blair-Smith, "Logical Description for the Apollo Guidance Computer (AGC4)", R-393, MIT Instrumentation Laboratory, Cambridge, MA, Mar. 1963.

My simulator reproduces not only the AGC instruction set and user-accessible registers, but all of the registers, all microinstructions, time-pulse generator states, read, write and memory busses, and control pulses (logic signals) for all AGC subsystems.

The simulator is a tool I used to capture AGC design from the R-393 document. When I got it working well enough to run my test and checkout software suite (described in part 9) and flight software (described in part 8), I knew I understood the AGC well enough to build one.

The simulator header and source code files became requirements that guided my AGC logic design (described in parts 2-5).

Running the simulator

The simulator is run by keyboard commands. The output is a scrolling, formatted text display; the compiler obligingly provides a little DOS window for viewing the output. It looks like this (most of

The top line is the revision s: 0337 G:040300 P:100300 (r)RUN:1 (p)PURST:0 (F2,F4)FCLK:0 RBU:000000 WBU:000000 P2:1 (s)STEP:0	the numbers are in octal):	AGC4 SIMULATOR 1.16
shows the Time 05 IN1:000000 22 OYL:077765 43 OUTCR:100000 44 PIPA X:100000 A: [*] : PA Pulse Generator 06 IN2:000000 23 SL:000000 44 PIPA X:100000 A: [*] M: [00] state (TP11) and some of the important scaler outputs. 10 OUTO: 25 BRUPT:110307 46 PIPA Z:100000 V: [16] N: [36] ARUPT:103517 47 CDU X:100000 ST CDU Y:100123 R2: [*] +00001 PIME R2: [*] M: [*]	the revision number of the simulator. I went through lots of versions. The second line shows the Time Pulse Generator state (TP11) and some of the important scaler	S: 0337 G:040300 P:100300 (r)RUN:1 (p)PURST:0 (F2,F4)FCLK:0 RBU:000000 WBU:000000 P2:1 (s)STEP:0 B:000300 CADR:000337 (n)INST:1 PALM:[*] X:000000 Y:003425 U:003426 (a)SA:0 00 A:000000 15 BANK:07 36 TIME1:126367 53 OPT Y:000001 01 Q:003422 16 RELINT: 37 TIME3:137645 54 TRKR X:100000 02 Z:003426 17 INHINT: 40 TIME4:037775 55 TRKR Y:100000 03 LP:000003 20 CYR:155757 41 UPLINK:100000 56 TRKR Z:100000 04 IN0:000034 21 SR:100011 42 OUTCR1:100000 05 IN1:000000 22 CYL:077765 43 OUTCR2:100000 CF:[]:KR []:PA 06 IN2:000000 23 SL:000000 44 PIPA X:100000 07 IN3:000000 24 ZRUPT:003515 45 PIPA Y:100000 08 IN1:000000 24 ZRUPT:03517 47 CDU X:100000 V:[16] N:[36] 11 OUT1:000201 26 ARUPT:103517 47 CDU X:100000 R1:[+00000] 12 OUT2:0000000 27 QRUPT:102040 50 CDU Y:100123 R2:[+00001] 13 OUT3:000000 34 OVCTR:056046 51 CDU Z:100000 R3:[+05423]

The next line shows the current state of some small registers in the SEQ subsystem, which is part of the AGC control module. STA and STB stage registers which select instruction subsequences. BR1 and 2 are the branch registers. SNI is "select next instruction", a 1-bit register that does exactly that. CI is the "carry-in" bit for the ALU. The loop counter is used for iterating through arithmetic instructions.

The next line, starting with RPCELL, shows important registers associated with interrupts and the priority counters. The tail-end of the line shows the current instruction (in the SQ register), which is an INDEX instruction. The subsequence is NDXO.

The next line (CP) shows currently asserted control pulses (logic signals). ST1 and WE are being asserted.

The left side of the next 4 lines shows the state of registers associated with memory (S, G, P, P2, and CADR), the ALU (B, X, Y, U), and the read bus (RBU) and write bus (WBU).

The right side of those 4 lines shows control inputs for running, stepping, and clocking the simulator.

The bottom part of the display shows AGC memory. The 2-digit numbers on the left show memory addresses from 00-56. Each memory location has a name; it's shown to the right of the address. Immediately to the right of that is the contents of that location.

Addresses 00-17 are mapped to AGC registers, and are not really part of the AGC eraseable memory. Addresses 00-03 are the AGC central registers, followed by input and output registers.

Addresses 16 and 17 are not storage locations, but a means for enabling and disabling interrupts.

The eraseable memory starts at address 20. Addresses 20-23 are the editing registers. Writing to these causes the data in the registers to be shifted or rotated.

Addresses 24-27 are used for saving the central registers (00-03) when an interrupt occurs.

Addresses 34-56 are priority counter locations. The AGC will increment or decrement these based on + pr - logic signals to the priority counter cells.


The lower right of the simulator is the DSKY: the display/keyboard user interface for the astronauts. The simulator is running the COLOSSUS 249 flight software load, and is currently executing major mode 0 (P00), verb 16, noun 36, which is a monitor program to continuously display the command module elapsed time clock. The clock, displayed in R1, R2, and R3, shows 0 hours, 1 minute, and 54.23 seconds. It updates about once a second but, of course, you can't see that here.

Compiler

The simulator was compiled with Microsoft Visual C++ 6.0 Standard Edition.

Commands

Here's the complete list of commands the simulator knows. The keyboard key you hit is: $\{Q\}$, and the name of the command is: $\{Q\}$.



Simulator commands

{q} <QUIT> Exits the simulator.

{I} <LOAD> The command is a lower case "L", not a "1". Load fixed

memory with object code produced by the assembler. The object code files are in Motorola S-Record format (compatible with EPROM programmers). The command

will ask for a filename.

{m} <MENU> Intended to be a useful menu of simulator command,

but I never got around to it.

Hardware reset commands

{p} <POWER UP RESET> Asserts the PURST control signal. This is a power-up

reset signal that is supposed to be automatically generated when the AGC initially powers on.

generated when the AGC initially powers on.

{h} <RESET> Asserts the GENRST control signal.

Clock controls

{F1} <CLK> Single-step the AGC clock. Only works when MCLK <F2>

has been selected.

F2} <MCLK> Asserts the MCLK control signal. Disables the free-

running 1MHz clock. When MCLK is selected, you can

single-step the clock by by pressing <F1>.

{F4} <FCLK> Asserts the FCLK control signal. Causes the simulator

clock to free-run at 1MHz. This is the normal operational

mode.

Time pulse	generator	(TPG)) controls

111110	puise generator	(TFG) CONTIONS
{r}	<run></run>	Toggles between the "run" (1) and "step" (0) modes.
		"Run" makes the AGC free-run (the normal mode).
		"Step" single-steps the AGC, either by instruction or by
		instruction subsequence.
{s}	<step></step>	Steps the AGC to the next instruction or instruction
		sequence when <r> is toggled to the step mode.</r>
{ n }	<inst></inst>	Toggles whether the AGC steps by instruction (1) or
		instruction subsequence (0). Each instruction contains

one or more subsequences. Each subsequence is 12 steps or timing pulses long.

Debugger commands

	aggor communation	
{e}	<examine></examine>	Examines the contents of memory. The command asks for a starting address and then displays the memory data at that address and following locations.
{ y}	<watch></watch>	Halts the AGC when any instruction changes a watched memory location. The command asks for a memory address (CADR) to watch.
{b}	<breakpoint></breakpoint>	Toggles a breakpoint on/off. When the breakpoint is on, it halts the AGC when instruction execution hits that address.
{d}	<display></display>	Displays or refreshes the standard AGC register display.
{f}	<debug></debug>	Displays the currently executing AGC source code. You can single step with this display and watch the AGC move through the source code. Very useful for debugging. A ">" arrow shows the next instruction to be

executed in the listing.

Scaler controls

{z}	<f17></f17>	Manually generates the <f17> scaler pulse. Useful for</f17>
		testing when the scaler has been toggled to off <c>, or</c>
		when you're single-stepping the AGC.
{ x }	<f13></f13>	Manually generates the <f13> scaler pulse. Useful for</f13>
		testing when the scaler has been toggled to off <c>, or</c>
		when you're single-stepping the AGC.
{c}	<toggle scaler=""></toggle>	Toggle the scaler on/off. When the scaler is off, the F13
		and F17 signals are not automatically generated.

Priority counter controls

er cell.
cell.

Interrupt controls

(i) <INTERRUPT> Generates an AGC interrupt. The command will ask you for an interrupt number (1-5).

Other AGC controls

(a) <STANDBY ALLOWED> The standby allowed switch lets the AGC software put

the AGC in a standby mode.

{;} <CLEAR PARITY ALARM> Clears the parity alarm. The alarm is generated when an

error occurs (odd parity) in memory.

DSKY controls

{/} <VERB> The VERB key on the DSKY display. The NOUN key on the DSKY display. { * } <NOUN> { - } The MINUS key on the DSKY display. <MINUS> { + } < PLUS > The PLUS key on the DSKY display. {.} <CLEAR> The CLEAR key on the DSKY display. The ENTER key on the DSKY display. { j } <ENTER>

{g} <KEY REL> The KEY RELEASE key on the DSKY display.

Simulator demonstration

Here's the simulator, demonstrating some COLOSSUS 249 flight software functions. This is the same scenario I ran in Part 1 using my hardware AGC.

Initialization

At startup, the simulator loads the microinstructions from the EPROM tables. These are the same tables I eventually used to program the hardware AGC EPROMs.

Reading EPROM: CPM1_8.hex Reading EPROM: CPM9_16.hex Reading EPROM: CPM17_24.hex Reading EPROM: CPM25_32.hex Reading EPROM: CPM33_40.hex Reading EPROM: CPM41_48.hex Reading EPROM: CPM49_56.hex

The simulator is now initialized and ready for commands.

AGO	C4 SIMULATOR	1.16										
TH	: STBY F1	7:0	F13:0	F10:0	SCI	1:0000	000					
	STA:0 STI	3:0	BR1:0	BR2:0	SNI	1:0	CI:0	LC	OPCTR: 0			
RI	CELL: 00000	INH1	:0 INH:	0 Upce:	LL:00	00 Dr	CELL:	000	SQ:00	TC		TC0
	CP: GENRST											
	s: 0000	G:	000000	P:0000	00	(r)RU	JN : 0	(p)	PURST:1	(F:	2, F4)	FCLK:0
	RBU:000000	WBU:	000000	P2:0		(s) S	TEP:0					
	B:000000		CF	DR:0000	00	(n) If	NST:1		PALM: []		
	X:000000	Y:	000000	U:0000	00	(a) SI	0: A					
00	A:000000	15	BANK:	00			E1:000					00000
01	Q:000000	16	RELINT:		37		E3:000					00000
02	Z:000000	17	INHINT:		40		E4:000					00000
03	LP:000000	20		000000			W:000		56 T	RKR	Z:00	00000
04	IN0:000000	21		000000			R1:000					
05	IN1:000000	22		000000			R2:000		CF:[]	:KR	[]:PA
06	IN2:000000	23		000000	-		X:000					
07	IN3:000000	24		000000	45		Y:000		A:[M: [1
10	OUT0:	25		000000	46		Z:000				N:[1
	OUT1:000000	26		000000	47		X:000		R1:[1
	OUT2:000000	27		000000	50		Y:000		R2:[1
	OUT3:000000	34		000000	51				R3:[]
14	OUT4:000000	35	TIME2:	000000	52	OPT	X:000	000				

<I OAD>

The simulator asks, and I enter the name of object files containing the COLOSSUS flight software.

```
<POWER UP RESET> <RUN> <FCLK>
```

I tell the simulator to start running, and enable the freerunning clock. The AGC starts running in real-time with the 1MHz clock. The DSKY shows major mode 00 (P00).

```
AGC4 SIMULATOR 1.16
 TP: TP11 F17:0 F13:2
STA:0 STB:1 BR1:0
STA:0 STB:1 BR1:0 BR2:1 SNI:0 CI:1 LOOPCTR:0

RPCELL:00000 INH1:0 INH:0 UPCELL:000 DRCELL:000 SQ:01 CCS

CP:NISQ RG WB RSC
S: 3516 G:043514 P:103514 (r)RUN:1 (p)PURST:0 (F2, RBU:003514 WBU:003514 P2:1 (s)STEP:0

B:177777 CADR:003516 (n)INST:1 PAIM.(*)
                                          F10:0
                                                       SCL:174274
                                                            (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
                         Y:177776 U:177777
        X:000000
                                                            (a) SA : 0
        A:000000
                         15
                                 BANK:11
                                                             TIME1:004372
                                                                                            OPT Y:000001
        Q:003517
Z:003517
                         16 RELINT:
17 INHINT:
                                                             TIME3:112321
TIME4:137766
                                                                                     54 TRKR X:100000
                                                       40
                                                                                           TRKR Y:100000
02
                                   CYR:177764
      LP:000000
IN0:000000
                          20
                                                       41 UPLINK: 100000
                                                                                     56 TRKR Z:100000
                                     SR:100012
                                                           OUTCR1:100000
                                                                                      CF:[ ]:KR [ ]:PA
      IN1:000000
                          22
                                   CYL:000000
                                                       43 OUTCR2:100000
                                                       44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
47 CDU X:100000
      IN2:000000
                         23
24
                               SL:000000
ZRUPT:003517
      IN3:000000
10 OUT0:
11 OUT1:000200
                               BRUPT:103514
ARUPT:103517
                                                                                      V:[
R1:[
                                                                                               ] N:[
12 OUT2:000000
13 OUT3:000000
                         27
                                ORUPT: 102040
                                                       50 CDU Y:100000
                                                                                      R2: [
                                                             CDU Z:100000
                                                       52 OPT X:100000
14 OUT4:000000
                                TIME2:100000
```

Display elapsed time from the CM clock

<VERB> <0> <6> <NOUN> <3> <6> <ENTER>

AGO	C4 SIMULATOR	1.16					
TI	P: TP3 F17	7:0 F1	3:0 F10	:2 SC	L:027604		
	STA: 0 STE	3:0 BR	1:0 BR2	:1 SN	I:0 CI:0	LOOPCT	R:0
RI	PCELL: 00000	INH1:0	INH:0 U	pcell:0	00 DnCELI	L:000 SQ:	01 CCS CCSO
	CP:WG WGn						
	S: 0307	G:050	307 P:1	10307	(r)RUN :1	L (p) PURS	T:0 (F2,F4)FCLK:0
	RBU:000000	WBU:000	000 P2:1		(s) STEP:)	
	B:010307		CADR: 0	00307	(n) INST: 1	PAL	M:[*]
	X:000000	Y:003	515 U:0	03515	(a) SA : 0)	
00	A:000000	15	BANK:07	36	TIME1:01		
01	Q:003517	16 RE	LINT:	37	TIME3:11	L7437 54	
02	Z:003515	17 IN	HINT:	40	TIME4:13		
03	LP:000000	20	CYR:1777				TRKR Z:100000
04	IN0:000034	21	SR:1000	05 42	OUTCR1:10		
05	IN1:000000	22	CYL:0777	65 43	OUTCR2:10	00000 C	F:[]:KR []:PA
06	IN2:000000	23	SL:0000	00 44	PIPA X:10		
07	IN3:000000		RUPT: 0035		PIPA Y:10		A:[] M:[00]
10	OUT0:		RUPT:1103		PIPA Z:10		V:[06] N:[36]
11	OUT1:000200	26 A	RUPT:1035		CDU X:10		1:[+00000]
12	OUT2:000000	27 Q	RUPT: 1020	40 50	CDU Y:10		2:[+00000]
13	OUT3:000000	34 C	VCTR: 0560				3:[+04442]
14	OUT4:000000	35 T	IME2:1000	00 52	OPT X:10	00000	

Test display lights

<VERB> <3> <5> <ENTER>

All DSKY lamps and display segments illuminate for 5 sec; after 5 sec, the DSKY lamps extinguish.

```
AGC4 SIMULATOR 1.16
                                 F10:2
                                             SCL:303260
SNI:0 CI
              F17:2
STB:0
 TP: TP3
                         F13:0
                                                       CI:0
                                                                LOOPCTR: 0
     STA:0
                         BR1:0
                                   BR2:1
 RPCELL:00000 INH1:0 INH:0 UpCELL:000 DnCELL:000 SQ:01 CCS
                                                                                       CCS0
      CP:WG WGn
                                                 (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
     S: 0307 G:050307 P:1:
RBU:000000 WBU:000000 P2:1
                                  P:110307
                                                  (s) STEP: 0
                     CADR:000307
Y:003515 U:003515
                                                                    PALM: [ * ]
       B:010307
                                                  (n) INST:1
                                   U:003515
       X:000000
                                                 (a) SA : 0
                                                  TIME1:114036
                                                                            OPT Y:000001
       A:000000
                           BANK:06
                                                  TIME3:137444
TIME4:037773
                                                                     54 TRKR X:100000
55 TRKR Y:100000
       Q:003517
                     16 RELINT:
                                              40
02
       Z:003515
                     17 INHINT:
03
      LP:000000
                            CYR:177767
                                                 UPLINK:100000
                                                                      56 TRKR Z:100000
                                                 OUTCR1:100000
04
     IN0:000034
                     21
                              SR:100011
                                              42
                            CYL:077765
SL:000000
     IN1:000000
                                              43 OUTCR2:100000
                                                                       CF:[**]:KR [*]:PA
                                             44 PIPA X:100000
45 PIPA Y:100000
    IN2:000000
IN3:000000
                     23
24
                          ZRUPT:003517
                                                                        A:[*] M:[88]
V:[88] N:[88]
10 OUT0:
11 OUT1:000724
                          BRUPT:103514
ARUPT:103517
                                              46 PIPA Z:100000
                                                  CDU X:100000
CDU Y:100000
                                                                       R1:[ +88888
R2:[ +88888
12 OUT2:000000
13 OUT3:000000
                     27
34
                          QRUPT:102040
OVCTR:056046
                                             50
                                                   CDU Z:100000
                                                                             +88888
                                              51
14 OUT4:000000
                     35
                          TIME2:100000
                                                  OPT X:100000
```

Load component 1 for dataset at octal address 50 with octal 123

<VERB> <2> <1> <NOUN> <0> <1> <ENTER>

Verb/noun display flashes: waiting for address. Flashing is indicated by the asterisk to the right of the NOUN display.

```
AGC4 SIMULATOR 1.16 -
TP: TP3 F17:2 F
                                        F10:0
TP: TP3 F17:2 F13:2 F10:0 SCL:236014
STA:0 STB:0 BR1:0 BR2:1 SNI:0 CI:1 LC
RPCELL:00000 INH1:0 INH:0 UPCELL:0000 DnCELL:000
                              F13:2
                                                        SCL:236014
                                                                               LOOPCTR: 0
      CP:WG WGn
S: 3514 G:043514 P:103514
RBU:000000 WBU:000000 P2:1
                                                             (r) RUN :1
(s) STEP:0
                                                                              (p) PURST: 0 (F2, F4) FCLK: 0
                          CADR:003514
Y:003514 U:003515
         B:003514
X:000000
                                                             (n) INST:1
(a) SA :0
                                                                                     PALM: [ * ]
                                                                                           OPT Y:000001
TRKR X:100000
         A:000000
                                  BANK:06
                                                              TIME1:117413
                                                                                      53
54
         Q:003517
Z:003517
                          16 RELINT:
                                                              TIME3:113450
                          17 INHINT:
20 CYR:
                                                        40 TIME4:137771
41 UPLINK:100000
                                                                                            TRKR Y:100000
TRKR Z:100000
                                   CYR:177767
03
       LP:000000
      IN0:000034
IN1:000000
                                   SR:100000
CYL:077765
                                                        42 OUTCR1:100000
43 OUTCR2:100000
                                                                                       CF:[ ]:KR [ ]:PA
                          23
24
25
                                     SL:000000
                                                        44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
      IN2:000000
                                                                                         A:[ ] M:[00]
V:[21] N:[01] *
      IN3:000000
                                ZRUPT:003517
10 OUT0:
                                BRUPT:103514
                                ARUPT:103517
QRUPT:102040
                                                             CDU X:100000
CDU Y:100000
                                                                                       R1:[
R2:[
                                                                                                 +88888
    OUT1:000200
12 OUT2:000000
                                OVCTR:056046
TIME2:100000
                                                              CDII Z:100000
    OUT3:000000
                                                                                       R3: [
14 OUT4:000000
```

```
<5> <0> <ENTER>
```

Verb/noun display flash continues: waiting for data.

```
CCS0
       CP:WG WGn
     CP:WG WGn s: 0307 G:050307 P:110307 RBU:000000 WBU:000000 P2:1 B:010307 CADR:000307 X:000000 Y:003515 U:003515
                                                      (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
                                                       (s) STEP: 0
                                                                           PALM:[*]
                                                       (n) INST:1
                                                       (a) SA :0
        A:000000
                                                                                   OPT Y:000001
                                                  36 TIME1:122365
                              BANK:06
                                                       TIME3:116422
TIME4:137766
                                                                            54 TRKR X:100000
55 TRKR Y:100000
                        16 RELINT:
01
        Q:003517
                                                  40
02
        Z:003515
                       17 INHINT:
                               CYR:177767
SR:100002
                                                  41 UPLINK:100000
42 OUTCR1:100000
       LP:000000
                                                                            56 TRKR Z:100000
0.4
     TN0:000034
                                                  43 OUTCR2:100000
44 PIPA X:100000
45 PIPA Y:100000
                                                                              CF:[ ]:KR [ ]:PA
     IN1:000000
IN2:000000
                               CYL:077727
SL:000000
06
                                                                              A:[ ] M:[00]
V:[21] N:[01] *
R1:[ ]
R2:[ +88888 ]
                            ZRUPT:003517
     IN3:000000
                       24
10 OUT0:
11 OUT1:000200
                            BRUPT:103514
ARUPT:103517
                                                  46 PIPA Z:100000
47 CDU X:100000
                       26
12 OUT2:000000
13 OUT3:000000
                       27
34
                             QRUPT:102040
OVCTR:056046
                                                  50 CDU Y:100000
                                                      CDU Z:100000
OPT X:100000
                                                                                       50
14 OUT4:000000
                            TIME2:100000
```

```
<1> <2> <3> <ENTER>
```

Octal word from R1 is loaded at address 50.

```
AGC4 SIMULATOR 1.16 -
 TP: TP7 F17:2 F13:0 F10:2 SCL:321004
STA:0 STB:1 BR1:0 BR2:1 SNI:0 CI:1 LOOPCTR:0
RPCELL:00000 INH1:0 INH:0 UpCELL:000 DnCELL:000 SQ:01 CCS
      ELL:00000 INHI:U INII.U DELL
CP:RG WB WP RSC
S: 3516 G:043514 P:100000
RBU:003514 WBU:003514 P2:1
B:000000 CADR:003516
X:000000 Y:177776 U:177777
                                                                     (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
                                                                     (s) STEP:0
(n) INST:1
                                                                                                PALM:[*]
                                                                     (a) SA : 0
                                                               36 TIME1:124044
37 TIME3:020101
40 TIME4:037770
                                      BANK:05
          A:177776
                                                                                                 54 TRKR X:100000
55 TRKR Y:100000
56 TRKR Z:100000
          Q:003517
Z:003517
                             16 RELINT:
17 INHINT:
02
                                        CYR:177776
                                                               41 UPLINK:100000
03
        T.P:000000
                              20
                                        SR:100006
CYL:077657
                                                                42 OUTCR1:100000
43 OUTCR2:100000
04
       IN0:000034
                                                                                                   CF:[]:KR []:PA
       IN1:000000
                                                               44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
      IN2:000000
IN3:000000
                                     SL:000000
ZRUPT:003517
                              23
                                                                                                     A:[ ] M:[00]
V:[21] N:[01]
                                     BRUPT:103514
ARUPT:103517
QRUPT:102040
10 OUTO:
                              25
                                                               47 CDU X:100000
50 CDU Y:100123
                                                                                                   R1:[ 123 ]
R2:[ +88888 ]
11 OUT1:000200
12 OUT2:000000
13 OUT3:000000
14 OUT4:000000
                              34
                                     OVCTR: 056046
                                                                51 CDU Z:100000
                                                                                                   R3:[
                                                                                                               50
                                     TIME2:100000
```

Start a monitor program to continuously display elapsed time from the CM clock

<VERB> <1> <6> <NOUN> <3> <6> <ENTER>

```
CP:ST1 WE
S: 0337 G:040300 P:100300
RBU:000000 WBU:000000 P2:1
                                                       (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
                                                        (s) STEP: 0
                       CADR:000337
Y:003425 U:003426
        B:000300
                                                        (n) INST:1
                                                                             PALM: [*]
                                                        (a) SA :0
        X:000000
                                                                              53 OPT Y:000001
54 TRKR X:100000
55 TRKR Y:100000
56 TRKR Z:100000
                                                   36 TIME1:126367
        A:000000
                               BANK:07
00
        Q:003422
Z:003426
                       16 RELINT:
17 INHINT:
                                                        TIME3:137645
TIME4:037775
01
02
                                CYR:155757
     LP:000003
IN0:000034
                                                   41 UPLINK: 100000
0.3
                        20
                                SR:100011
CYL:077765
                                                   42 OUTCR1:100000
43 OUTCR2:100000
                                                                               CF:[ ]:KR [ ]:PA
     IN1:000000
IN2:000000
                        22
                             SL:000000
ZRUPT:003515
                                                   44 PIPA X:100000
45 PIPA Y:100000
                                                                               A:[ *] M:[00]
V:[16] N:[36]
R1:[ +00000 ]
R2:[ +00001 ]
     IN3:000000
                        24
10 OUT0:
11 OUT1:000201
                        25
26
                             BRUPT:110307
ARUPT:103517
                                                   46 PIPA Z:100000
47 CDU X:100000
12 OUT2:000000
13 OUT3:000000
                        27
34
                             QRUPT:102040
OVCTR:056046
                                                   50 CDU Y:100123
51 CDU Z:100000
                                                                                R3:[ +05423 ]
14 OUT4:000000
                             TIME2:100000
                                                   52 OPT X:100000
```

Display component 1 of dataset at octal address 50

<VERB> <0> <1>

The key rel light flashes because the CM clock monitor program has been suspended. This is indicated by an asterisk in the KR display above the DSKY.

<NOUN> <0> <1> <ENTER>

Verb/noun display flashes: waiting for address.

<5> <0> <ENTER>

Octal word from address 50 is displayed in R1.

```
AGC4 SIMULATOR 1.16
 TP: TP11 F17:2 F13:0
STA:0 STB:2 BR1:0
                                          F10:2
                                                         SCL:247710
 STA:0 STB:2 BR1:0 BR2:0 SNI:0 CI:1 LOOPCTR:0 RPCELL:00000 INH1:0 INH:1 UpcelL:000 DncelL:000 SQ:15 TS
       CP:NISQ
S: 2774
      CP:NISQ
S: 2774 G:032050 P:032050
RBU:000000 WBU:000000 P2:0
B:032050 CADR:002774
X:000000 Y:002774 U:002775
                                                                               (p) PURST: 0 (F2, F4) FCLK: 0
                                                               (r)RUN :1
                                                               (s) STEP: 0
                                                               (n) INST:1
                                                                                      PALM: [*]
                                                              (a) SA : 0
                                                               TIME1:030020
                                                                                            OPT Y:000001
TRKR X:100000
         A:000111
                                  BANK:06
00
                           16 RELINT:
17 INHINT:
         Q:002765
Z:002775
                                                              TIME3:037641
TIME4:137771
                                                                                        54
                               INHINT:
                                                                                            TRKR Y:100000
TRKR Z:100000
02
                                    CYR:155757
03
       LP:000000
                           20
                                                         41 UPLINK:100000
                                                                                        56
      INO:000001
                                      SR:100011
                                                         42 OUTCR1:100000
43 OUTCR2:100000
                                                                                         CF:[ *]:KR [ ]:PA
0.5
      IN1:000000
                                    CYL: 077765
                                                         44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
      IN2:000000
IN3:000000
                           23
                                      SI::000000
                                                                                         A:[ *] M:[00]
V:[01] N:[36]
R1:[ +00000 ]
R2:[ +00001 ]
                                 ZRUPT:003517
10 OUT0:
11 OUT1:000221
                           25
                                 BRUPT:103514
ARUPT:103517
                                                         47
50
                                                               CDU X:100000
CDU Y:100123
12 OUT2:000000
                           27
                                 ORUPT:102040
13 OUT3:000000
14 OUT4:000000
                                 OVCTR:056046
TIME2:100000
                                                         51
52
                                                               CDU Z:100000
OPT X:100000
                                                                                         R3:[ +05762 ]
```

```
AGC4 SIMULATOR 1.16 -
 (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
                                                                                                OPT Y:000001
TRKR X:100000
TRKR Y:100000
                                    BANK:06
                                                          36 TIME1:131747
37 TIME3:037731
00
         A:000000
                           16 RELINT:
17 INHINT:
20 CYR:155757
       Q:003517
Z:003517
LP:000000
01
                                                          40 TIME4:137772
41 UPLINK:100000
03
                           21
22
23
                                    SR:100000
CYL:077765
SL:000000
      IN0:000034
IN1:000000
                                                           42 OUTCR1:100000
                                                          42 OUTCR1:100000
43 OUTCR2:100000
44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
47 CDU X:100000
50 CDU Y:100123
51 CDU Z:100000
                                                                                           CF:[ *]:KR [ ]:PA
06
      IN2:000000
                                                                                           A:[] M:[00]
V:[01] N:[01]
R1:[ +00000]
R2:[ +00001]
      IN3:000000
                           24
25
                                  ZRUPT:003517
BRUPT:103514
10
    OUT0:
11 OUT1:000220
12 OUT2:000000
13 OUT3:000000
                           26
27
34
                                  ARUPT:103517
                                  QRUPT:102040
OVCTR:056046
14 OUT4:000000
                                 TIME2:100000
                                                           52 OPT X:100000
```

```
AGC4 SIMULATOR 1.16 -
 TP: TP7 F17:0 F13:2 F10:0 STA:0 STB:2 BR1:0 BR2:0
                                                     SCL:070374
 STA:0 STB:2 BR:10 BR:20 SNI:0 CI:1 LOOPCTR:0

RPCELL:00000 INH:0 INH:1 UPCELL:000 DnCELL:000 SQ:03 XCH
       CP:RG WB WP RSC
      S: 3425 G:060337 P:100000
RBU:020337 WBU:020337 P2:0
B:000000 CADR:003425
                                                           (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
                                        P:100000
                                                          (s) STEP: 0
(n) INST: 1
                                                                                PALM:[*]
                         Y:003425
         x:000000
                                        U:003426
                                                           (a) SA : 0
                                                                                         OPT Y:000001
                                                     36 TIME1:033130
        A:000000
                                BANK:06
                                                                                  53
                                                           TIME3:037644
TIME4:137774
                                                                                  54
55
                                                                                       TRKR X:100000
TRKR Y:100000
        Q:003422
                         16 RELINT:
01
                                                      40
02
         7.003426
                         17 INHINT:
       LP:000000
                                  CYR:177776
                                                     41 UPLINK:100000
42 OUTCR1:100000
                                                                                  56 TRKR Z:100000
                                   SR:100005
04
      IN0:000034
                                                     42 OUTCRI:100000
44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
47 CDU X:100000
                         22
                                  CYL:100246
SL:000000
                                                                                   CF:[ *1:KR [ ]:PA
      IN1:000000
      TN2:000000
                                                                                     A:[ *] M:[00]
V:[01] N:[01]
R1:[ 00123]
07 IN3:000000
10 OUTO:
11 OUT1:000221
12 OUT2:000000
                         24
                               ZRUPT:003517
BRUPT:103514
                                                                                   R1:[ 00123
R2:[ +00001
                               ARUPT:103517
QRUPT:102040
                                                     50 CDU Y:100123
51 CDU Z:100000
                                                                                              50
                                                                                   R3:[
13 OUT3:000000
                         34
                               OVCTR: 056046
14 OUT4:000000
                               TIME2:100000
                                                      52
                                                           OPT X:100000
```

Lemp. LxL

Increment the address

<NOUN> <1> <5> <ENTER>

Octal word from address 51 is displayed in R1, address in R3.

<ENTER>

Octal word from address 52 is displayed in R1, address in R3.

Resume the CM clock monitor program

<KEY REL>

Verb 16, noun 36 reappears, along with the clock display. Notice that the KR light (asterisk) goes out.

AGC4 SIMULATOR 1.16	
TP: TP7 F17:2 F13:2 F10:2 SCL:233304	
STA:0 STB:0 BR1:0 BR2:1 SNI:0 CI:1 LOOPCTR:0	maa
RPCELL:00000 INH1:0 INH:0 UpCELL:000 DnCELL:000 SQ:00 TC	TC0
CP:RG WB WP RSC	
S: 3514 G:050307 P:103514 (r)RUN :1 (p)PURST:0 (F2,F4)	FCLK: U
RBU:010307 WBU:010307 P2:1 (s)STEP:0	
B:003514 CADR:003514 (n) INST:1 PALM:[*]	
X:000000 Y:003514 U:003515 (a)SA :0	
00 A:000000 15 BANK:06 36 TIME1:100012 53 OPT Y:00	
01 Q:003517 16 RELINT: 37 TIME3:137771 54 TRKR X:10	
02 Z:003517 17 INHINT: 40 TIME4:137766 55 TRKR Y:10	
03 LP:000000 20 CYR:077777 41 UPLINK:100000 56 TRKR Z:10	0000
04 INO:000034 21 SR:100005 42 OUTCR1:100000	
05 IN1:000000 22 CYL:100000 43 OUTCR2:100000 CF:[*]:KR	[]:PA
06 IN2:000000 23 SL:000000 44 PIPA X:100000	
07 IN3:000000 24 ZRUPT:003517 45 PIPA Y:100000 A:[] M:[C	
10 OUTO: 25 BRUPT:103514 46 PIPA Z:100000 V:[01] N:[1	
11 OUT1:000220 26 ARUPT:103517 47 CDU X:100000 R1:[00000	
12 OUT2:000000 27 QRUPT:102040 50 CDU Y:100123 R2:[+00001	
13 OUT3:000000 34 OVCTR:056046 51 CDU Z:100000 R3:[00051	. 1
14 OUT4:000000 35 TIME2:000001 52 OPT X:100000	

	comp. cac
AGC4 SIMULATOR 1.16	
	L: 025640
	I:0 CI:0 LOOPCTR:0
RPCELL:00000 INH1:0 INH:0 UpCELL:00	00 DnCELL:000 SQ:01 CCS CCS0
CP:WG WGn	
S: 0307 G:050307 P:110307	(r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
RBU:000000 WBU:000000 P2:1	(s) STEP: 0
B:010307 CADR:000307	(n) INST:1 PALM:[*]
X:000000 Y:003515 U:003515	(a) SA : 0
26	TIME1:100707 53 OPT Y:000001
00 A:000000 15 BANK:06 36	TIME3:037762 54 TRKR X:100000
01 0.003017 10 1	22120100
02 Z:003515 17 INHINT: 40	
03 LP:000000 20 CYR:077777 41	OLDER TO THE TOTAL
04 INO:000034 21 SR:100005 42	
05 IN1:000000 22 CYL:100000 43	OUTCR2:100000 CF:[*]:KR []:PA
06 IN2:000000 23 SL:000000 44	PIPA X:100000
07 IN3:000000 24 ZRUPT:003517 45	PIPA Y:100000 A:[] M:[00]
10 OUT0: 25 BRUPT:103514 46	
11 OUT1:000220 26 ARUPT:103517 47	CDU X:100000 R1:[00000]
12 OUT2:000000 27 QRUPT:102040 50	CDU Y:100123 R2:[+00001]
13 OUT3:000000 34 OVCTR:056046 51	CDU Z:100000 R3:[00052]
14 OUT4:000000 35 TIME2:000001 52	OPT X:100000

cemp.cac	
AGC4 SIMULATOR 1.16	
TP: TP11 F17:2 F13:2 F10:0 SCL:356540	
STA:0 STB:2 BR1:0 BR2:0 SNI:0 CI:1 LOOPCTR:0	
	STD2
CP:NISO	
S: 7172 G:010000 P:010000 (r)RUN :1 (p)PURST:0 (F2,F4)F0	CLK: 0
RBU:000000 WBU:000000 P2:0 (s)STEP:0	
B:010000 CADR:013172 (n)INST:1 PALM:[*]	
X:000000 Y:007172 U:007173 (a)SA :0	
00 A:000001 15 BANK:05 36 TIME1:102263 53 OPT Y:0000	
01 Q:000002 16 RELINT: 37 TIME3:137706 54 TRKR X:1000	
02 Z:007173 17 INHINT: 40 TIME4:137777 55 TRKR Y:1000	
03 LP:140002 20 CYR:177767 41 UPLINK:100000 56 TRKR Z:1000	100
04 INO:000031 21 SR:100001 42 OUTCR1:100000	1 . 70.7
03 INI.000000 22 CIE.0///03 IS COTORE.IICO]:PA
06 IN2:000000 23 SL:000000 44 PIPA X:100000	,
07 IN3:000000 24 ZRUPT:003564 45 PIPA Y:100000 A:[*] M:[00]	
10 OUT0: 25 BRUPT:120576 46 PIPA Z:100000 V:[16] N:[36]	
11 OUT1:000201 26 ARUPT:003561 47 CDU X:100000 R1:[+00000	
12 OUT2:000000 27 QRUPT:102040 50 CDU Y:100123 R2:[+00002	
13 OUT3:000000 34 OVCTR:156042 51 CDU Z:100000 R3:[+05466	1
14 OUT4:000000 35 TIME2:000001 52 OPT X:100000	

Terminate the CM clock monitor program

<VERB> <3> <4> <ENTER>

Change major mode to P00

<VERB> <3> <7> <ENTER>

Verb/noun display flashes: waiting for major mode.

<0> <0> <ENTER>

```
comp.cac
CP:NISQ
S: 3514
                                                   (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
     S: 3514 G:050307 P:110307
RBU:000000 WBU:000000 P2:1
B:010307 CADR:003514
                                                   (s) STEP: 0
                                                   (n) INST:1
                                                                      PALM:[*]
                     Y:003514 U:003515
                                                   (a) SA :0
       A:000000
                            BANK:06
                                              36 TIME1:004655
37 TIME3:011643
                                                                              OPT Y:000001
                                                                       54 TRKR X:100000
                      16 RELINT:
01
       0:003517
                                               40 TIME4:037775
41 UPLINK:100000
                                                                            TRKR Y:100000
        Z:003515
                      17 INHINT:
                                                                       5.5
                             CYR:155757
0.3
      LP:000000
                      20
04
                             SR:100011
CYL:077765
                                               42 OUTCR1:100000
43 OUTCR2:100000
                                                                        CF:[ ]:KR [ ]:PA
05
     TN1:000000
                      22
                                              44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
47 CDU X:100000
                           SL:000000
ZRUPT:003517
     IN2:000000
                                                                        A:[ ] M:[00]
V:[34] N:[36]
R1:[ +00000 ]
R2:[ +00002 ]
                      24
07
     IN3:000000
10 OUT0:
11 OUT1:000200
12 OUT2:000000
                           BRUPT:103514
                      26
                           ARUPT:103517
                                               50 CDU Y:100123
51 CDU Z:100000
                      27
                           QRUPT:102040
                      34
13 OUT3:000000
                           OVCTR: 056046
14 OUT4:000000
                           TIME2:000001
                                                    OPT X:100000
```

```
AGC4 SIMULATOR 1.16 ---
 TP: TP7 F17:0 F13:0 F10:0 SCL:100220

STA:0 STB:1 BR1:0 BR2:1 SNI:0 CI:1 LOOPCTR:0


RPCELL:00000 INH1:0 INH:0 UPCELL:000 DnCELL:000 SQ:01 CCS
     (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0
                                                     (s) STEP: 0
(n) INST: 1
                                                                         PALM:[*]
                       Y:177776 U:177777
        X:000000
                                                     (a) SA : 0
                                                                                 OPT Y:000001
       A:177776
Q:003517
                             BANK: 06
                                                     TIME1:006534
                                                                           54 TRKR X:100000
55 TRKR Y:100000
                       16 RELINT:
                                                      TIME3:013522
01
      Z:003517
LP:000000
                                                     TIME4:037770
                       17 INHINT:
                                                 40
                               CYR:155757
                                                 41 UPLINK:100000
42 OUTCR1:100000
                                                                           56 TRKR Z:100000
                       20
03
04
05
     IN0:000034
IN1:000000
                       21
22
                               SR:000004
CYL:077765
                                                 43 OUTCR2:100000
44 PIPA X:100000
45 PIPA Y:100000
46 PIPA Z:100000
                                                                            CF:[ ]:KR [ ]:PA
     TN2:000000
                       23
                                SL:000000
      IN3:000000
                             ZRUPT:003517
                                                                             A:[ ] M:[00]
V:[37] N:[ ]
10 OUT0:
                       25
                            BRUPT: 103514
                                                                            R1:[ +00000 ]
R2:[ +00002 ]
11 OUT1:000200
                       26
27
                                                 47
50
                                                      CDU X:100000
CDU Y:100123
                            ARUPT:103517
                            ORUPT: 102040
12 OUT2:000000
13 OUT3:000000
                            OVCTR:056046
TIME2:000001
                                                 51
52
                                                      CDU Z:100000
                                                                            R3:[ +05813 ]
                                                      OPT X:100000
14 OUT4:000000
```

```
CCS0
                                              (r)RUN :1 (p)PURST:0 (F2,F4)FCLK:0 (s)STEP:0
                                                                      OPT Y:000001
                                          36 TIME1:010461
                          BANK:11
       A:177776
                                              TIME3:036721
TIME4:137765
                                                                 54 TRKR X:100000
55 TRKR Y:100000
       Q:003517
                    16 RELINT:
01
                                           40
                    17 INHINT:
20 CYR:
       Z:003515
                                                                 56 TRKR Z:100000
                                          41 UPLINK:100000
42 OUTCR1:100000
03
      LP:000000
                           CYR:177764
04
05
                            SR:100012
     IN0:000034
                    21
                           CYL:077765
SL:000000
                                          43 OUTCR2:100000
44 PIPA X:100000
                                                                  CF:[ ]:KR [ ]:PA
     IN1:000000
     IN2:000000
IN3:000000
                    23
24
06
                                                                        1 M:[00]
                                          45 PIPA Y:100000
46 PIPA Z:100000
                         ZRUPT:003517
                                                                   A: [
                                                                   V:[
                                                                        ] N:[
10 OUT0:
                    25
                         BRUPT:103514
   OUT1:000200
                         ARUPT:103517
                                          47
50
                                              CDU X:100000
CDU Y:100123
                                                                  R1: [
                         ORUPT:102040
12 OUT2:000000
13 OUT3:000000
                    27
                         OVCTR: 056046
                                               CDU Z:100000
                                                                  R3: [
                                               OPT X:100000
14 OUT4:000000
                        TIME2:000001
```

The 20-or-so subsystems in the AGC are represented by C++ classes. There are some additional classes for registers and other things.

I wanted a simulator architecture I could develop quickly that would easily and directly map to a hardware logic design. I went through 16 versions of the simulator; they're discussed at the top of the AGCMain.cpp file which contains, unsurprisingly, the main().

If you want to run the simulator, you can compile it from the



source code given here. To run it, you'll also need the assembler (discussed in part 6), some AGC software (parts 8 and 9), and the EPROM tables in Motorola S-Record format. The C++ code to generate these tables is given at the end of part 2.

Here it is, warts and all...

```
* AGC4 (Apollo Guidance Computer) BLOCK I Simulator
  AUTHOR:
               John Pultorak
  DATE:
               07/29/02
  FILE:
              AGCmain.cpp
  VERSIONS:
    1.0 - initial version.
     1.1 - fixed minor bugs; passed automated test and checkout programs:
             tecol.asm, teco2.asm, and teco3.asm to test basic instructions,
             extended instructions, and editing registers.
    1.2 - decomposed architecture into subsystems; fixed minor bug in DSKY
             keyboard logic (not tested in current teco*.asm suite).
             Implemented scaler pulses F17, F13, F10. Tied scaler output to
             involuntary counters and interrupts. Implemented counter overflow
             logic and tied it to interrupts and other counters. Added simple
             set/clear breakpoint. Fixed a bug in bank addressing.
    1.3 - fixed bugs in the DSKY. Added 14-bit effective address (CADR) to the
             simulator display output. Inhibited interrupts when the operator
             single-steps the AGC.
    1.4 - performance enhancements. Recoded the control pulse execution code
             for better simulator performance. Also changed the main loop so it
            polls the keyboard and system clock less often for better performance.
    1.5 - reversed the addresses of TIME1 and TIME2 so TIME2 occurs first.
             This is the way its done in Block II so that a common routine (READLO)
             can be used to read the double word for AGC time.
    1.6 - added indicators for 'CHECK FAIL' and 'KEY RELS'. Mapped them to OUT1,
             bits 5 and 7. Added a function to display the current location in
             the source code list file using the current CADR.
    1.7 - increased length of 'examine' function display. Any changes in DSKY now
             force the simulator to update the display immediately. Added a 'watch'
             function that looks for changes in a memory location and halts the
            AGC. Added the 'UPTL', 'COMP', and "PROG ALM" lights to the DSKY.
    1.8 - started reorganizing the simulator in preparation for \mbox{H/W}\xspace logic design.
             Eliminated slow (1Hz) clock capability. Removed BUS REQUEST feature.
             Eliminated SWRST switch.
    1.9 - eliminated the inclusive 'OR' of the output for all registers onto the
             R/W bus. The real AGC OR'ed all register output onto the bus; normally
             only one register was enabled at a time, but for some functions several
             were simultaneously enabled to take advantage of the 'OR' function (i.e.:
             for the MASK instruction). The updated logic will use tristate outputs
             to the bus except for the few places where the 'OR' function is actually
             needed. Moved the parity bit out of the G register into a 1-bit G15
             register. This was done for convenience because the parity bit in G
             is set independently from the rest of the register.
    1.10 - moved the G15 parity register from MBF to the PAR subsystem. Merged SBFWG
             and SBEWG pulses into a single SBWG pulse. Deleted the CLG pulse for MBF
             (not needed). Separated the ALU read pulses from all others so they can
             be executed last to implement the ALU inclusive OR functions. Implemented
             separate read and write busses, linked through the ALU. Implemented test
             parity (TP) signal in PAR; added parity alarm (PALM) FF to latch PARITY
            ALARM indicator in PAR.
    1.11 - consolidated address testing signals and moved them to ADR. Moved memory
            read/write functions from MBF to MEM. Merged EMM and FMM subsystems into
             MEM. Fixed a bad logic bug in writeMemory() that was causing the load of
             the fixed memory to overwrite array boundaries and clobber the CPM table.
             Added a memory bus (MEM_DATA_BUS, MEM_PARITY_BUS).
    1.12 - reduced the number of involuntary counters (CTR) from 20 to 8. Eliminated
             the SHINC subsequence. Changed the (CTR) sequence and priority registers into
             a single synchronization register clocked by WPCTR. Eliminated the fifth
             interrupt (UPRUPT; INT). Eliminated (OUT) the signal to read from output
             register 0 (the DSKY register), since it was not used and did not provide
             any useful function, anyway. Deleted register OUTO (OUT) which shadowed
             the addressed DSKY register and did not provide any useful function.
             Eliminated the unused logic that sets the parity bit in OUT2 for downlink
             telemetry.
    1.13 - reorganized the CPM control pulses into CPM-A, CPM-B, and CPM-C groups.
             Added the SDV1, SMP1, and SRSM3 control pulses to CPM-A to indicate when
             those subsequences are active; these signals are input to CPM-C. Moved the
             ISD function into CPM-A. Fixed a minor bug causing subsequence RSM3 to be
             displayed as RSMO. Added GENRST to clear most registers during STBY.
    1.14 - Moved CLISQ to TP1 to fix a problem in the hardware AGC. CLISQ was clearing
```

```
SNI on CLK2 at TP12, but the TPG was advancing on CLK1 which occurs after
              CLK2, so the TPG state machine was not seeing SNI and was not moving to
              the correct state. In this software simulation, everything advances on
              the same pulse, so it wasn't a problem to clear SNI on TP12. Added a
              switch to enable/disable the scaler.
      1.15 - Reenabled interrupts during stepping (by removing MON::RUN) signals from
              CPM-A and CPM-C logic). Interrupts can be prevented by disabling the scaler.
              Fixed a problem with INHINT1; it is supposed to prevent an interrupt
              between instructions if there's an overflow. It was supposed to be cleared
              on TP12 after SNI (after a new instruction), but was being cleared on TP12
              after every subsequence.
      1.16 - Changed CPM-A to load and use EPROM tables for the control pulse matrix. The
              EPROM tables are negative logic (0=asserted), but this simulator expects
              positive logic, so each word is bit-flipped when the EPROM tables load
              during simulator initialization.
    Mostly based on information from "Logical Description for the Apollo Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh Blair-Smith, R-393,
   MIT Instrumentation Laboratory, 1963.
   PORTABILITY:
   Compiled with Microsoft Visual C++ 6.0 standard edition. Should be fairly
   portable, except for some Microsoft-specific I/O and timer calls in this file.
   NOTE: set tabs to 4 spaces to keep columns formatted correctly.
 ************************
#include <comio.h>
#include <iostream.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <conio.h>
#include <stdio.h>
#include <time.h>
#include <ctype.h>
#include "reg.h"
#include "TPG.h"
#include "MON.h"
#include "SCL.h"
#include "SEQ.h"
#include "INP.h"
#include "OUT.h"
#include "BUS.h"
#include "DSP.h"
#include "ADR.h"
#include "PAR.h"
#include "MBF.h"
#include "MEM.h"
#include "CTR.h"
#include "INT.h"
#include "KBD.h"
#include "CRG.h"
#include "ALU.h"
#include "CPM.h"
#include "ISD.h"
#include "CLK.h"
extern bool dskyChanged;
// CONTROL LOGIC
void genAGCStates()
                // 1) Decode the current instruction subsequence (glbl_subseq).
        SEQ::glbl_subseq = CPM::instructionSubsequenceDecoder();
               // 2) Build a list of control pulses for this state.
        CPM::controlPulseMatrix();
```

```
// simultaneously. Since we can't achieve that here, we break it down into the
               // following steps:
               // Most operations involve data transfers--usually reading data from
               // a register onto a bus and then writing that data into another register. To
               // approximate this, we first iterate through all registers to perform
               // the 'read' operation--this transfers data from register to bus.
               // Then we again iterate through the registers to do 'write' operations,
               // which move data from the bus back into the register.
       BUS::glbl_READ_BUS
                              = 0;
                                     // clear bus; necessary because words are logical
                                     \ensuremath{//} OR'ed onto the bus.
       MEM::MEM_DATA_BUS
                              = 0;
                                     // clear data lines: memory bits 15-1
       MEM::MEM_PARITY_BUS
                              = 0;
                                     // parity line: memory bit 16
               // Now start executing the pulses:
               // First, read register outputs onto the bus or anywhere else.
       for(i=0; i<MAXPULSES && SEQ::glbl_cp[i] != NO_PULSE; i++)</pre>
       {
               CLK::doexecR(SEQ::glbl_cp[i]);
       }
       // Next, execute ALU read pulses. See comments in ALU .C file ALU::glbl_BUS = 0;
       for(i=0; i<MAXPULSES && SEQ::glbl_cp[i] != NO_PULSE; i++)</pre>
               CLK::doexecR_ALU(SEQ::glbl_cp[i]);
       BUS::qlbl_WRITE_BUS = BUS::qlbl_READ_BUS; // in case nothing is logically OR'ed below;
       for(i=0; i<MAXPULSES && SEQ::glbl_cp[i] != NO_PULSE; i++)</pre>
               CLK::doexecR_ALU_OR(SEQ::glbl_cp[i]);
       }
               // Now, write the bus and any other signals into the register inputs.
       for(i=0; i<MAXPULSES && SEQ::glbl_cp[i] != NO_PULSE; i++)</pre>
               CLK::doexecW(SEQ::glbl_cp[i]);
               // Always execute these pulses.
       SCL::doexecWP_SCL();
       SCL::doexecWP_F17();
       SCL::doexecWP_F13();
       SCL::doexecWP_F10();
       TPG::doexecWP_TPG();
}
//-----
// SIMULATION LOGIC
       // contains prefix for source filename; i.e.: the portion
       // of the filename before .obj or .lst
char filename[80];
char* getCommand(char* prompt)
       static char s[80];
       char* sp = s;
       cout << prompt; cout.flush();</pre>
       char kev;
       while((key = _getch()) != 13)
               if(isprint(key))
               {
                      cout << key; cout.flush();</pre>
                      *sp = key; sp++;
```

// 3) Execute the control pulses for this state. In the real AGC, these occur

```
else if(key == 8 && sp != s)
                       cout << key << " " << key; cout.flush();</pre>
                       sp--;
        *sp = ' \ 0';
       return s;
}
bool breakpointEnab = false;
unsigned breakpoint = 0;
void toggleBreakpoint()
       if(!breakpointEnab)
               char b[80];
               strcpy(b, getCommand("Set breakpoint: -- enter 14-bit CADR (octal): "));
               cout << endl;</pre>
               breakpoint = strtol(b,0,8);
               breakpointEnab = true;
       else
       {
               cout << "Clearing breakpoint." << endl;</pre>
               breakpointEnab = false;
}
bool watchEnab = false;
unsigned watchAddr = 0;
unsigned oldWatchValue = 0;
void toggleWatch()
       if(!watchEnab)
       {
               char b[80];
               strcpy(b, getCommand("Set watch: -- enter 14-bit CADR (octal): "));
               cout << endl;</pre>
               watchAddr = strtol(b,0,8);
               watchEnab = true;
               oldWatchValue = MEM::readMemory(watchAddr);
               char buf[100];
               sprintf(buf, "%060: %060", watchAddr, oldWatchValue);
               cout << buf << endl;</pre>
       élse
               cout << "Clearing watch." << endl;</pre>
               watchEnab = false;
}
void incrCntr()
       char cntrname[80];
       strcpy(cntrname, getCommand("Increment counter: -- enter pcell (0-19): "));
       cout << endl;</pre>
       int pc = atoi(cntrname);
       CTR::pcUp[pc] = 1;
}
void decrCntr()
       char cntrname[80];
       strcpy(cntrname, getCommand("Decrement counter: -- enter pcell (0-19): "));
       cout << endl;</pre>
       int pc = atoi(cntrname);
       CTR::pcDn[pc] = 1;
}
```

```
void interrupt()
        char iname[80];
        strcpy(iname, getCommand("Interrupt: -- enter priority (1-5): "));
       cout << endl;</pre>
        int i = atoi(iname) - 1;
        INT::rupt[i] = 1;
#ifdef NOTDEF
        // Load AGC memory from the specified file object file
void loadMemory()
        strcpy(filename, getCommand("Load Memory -- enter filename: "));
        cout << endl;
                // Add the .obj extension.
       char fname[80];
        strcpy(fname, filename);
        strcat(fname, ".obj");
       FILE* fp = fopen(fname, "r");
        if(!fp)
        {
                perror("fopen failed:");
                cout << "*** ERROR: Can't load memory for file: " << fname << endl;</pre>
                return;
        unsigned addr;
       unsigned data;
        while(fscanf(fp, "%o %o", &addr, &data) != EOF)
        {
                MEM::writeMemory(addr, data);
        fclose(fp);
        cout << "Memory loaded." << endl;</pre>
#endif
static int loadBuf[0xffff+1]; // tempory buffer for assembling H,L memory data
void loadEPROM(char* fileName, bool highBytes)
        cout << "Reading EPROM: " << fileName << endl;</pre>
                // Open the EPROM file.
        FILE* ifp = fopen(fileName, "r");
        if(!ifp)
        {
                perror("fopen failed for source file");
                exit(-1);
        }
        const int addressBytes = 3; // 24-bit address range
        const int sumCheckBytes = 1;
        char buf[4096]; // buffer holds a single S-Record
        while(fgets(buf,4096,ifp))
        {
                // process a record
                if(buf[0] != 'S')
                        cout << "Error reading start of EPROM record for: " << fileName << endl;</pre>
                        exit(-1);
                }
                char tmp[256];
                \mathtt{strncpy}(\texttt{tmp}, \ \&\texttt{buf}[2], \ 2); \ \texttt{tmp}[2] = \ ' \setminus \texttt{0'};
                int totalByteCount = strtol(tmp, 0, 16);
                int mySumCheck = totalByteCount & 0xff;
```

```
int address = strtol(tmp, 0, 16);
              mySumCheck = (mySumCheck + ((address & 0x00ff00) >> 8)) % 256;
              mySumCheck = (mySumCheck + ((address & 0x0000ff)
               //cout << hex << totalByteCount << ", " << address << dec << endl;
               int dataBytes = totalByteCount - addressBytes - sumCheckBytes;
               int i = (addressBytes+2)*2; // index to 1st databyte char.
               for(int j=0; j<dataBytes; j++)</pre>
                      // get a data byte
                      strncpy(tmp, \&buf[i], 2); tmp[2] = '\0';
                      int data = strtol(tmp, 0, 16);
                      //cout << hex << data << dec << endl;</pre>
                      mySumCheck = (mySumCheck + data) % 256;
                      if(highBytes)
                      {
                              loadBuf[address] = loadBuf[address] | ((data << 8) & 0xff00);</pre>
                      élse
                             loadBuf[address] = loadBuf[address] | (data & 0xff);
                      address++;
                      i+=2; // bump to next databyte char
               strncpy(tmp, \&buf[i], 2); tmp[2] = '\0';
              int sumCheck = strtol(tmp, 0, 16);
               if(sumCheck != ((~mySumCheck) & 0xff))
               {
                      cout << "sumCheck failed; file: " << fileName</pre>
                             << ", address: " << hex << address
<< ", sumCheck: " << sumCheck << ", mySumCheck: " << mySumCheck</pre>
                              << dec << endl;
                      exit(-1);
               }
       fclose(ifp);
       cout << "Memory loaded." << endl;</pre>
}
       // Load AGC memory from the specified EPROM files
void loadMemory()
       strcpy(filename, getCommand("Load Memory -- enter filename: "));
       cout << endl;
       char fname[80];
               // Add the _{\rm H.hex} extension.
       strcpy(fname, filename);
       strcat(fname, "_H.hex");
       loadEPROM(fname, true);
               // Add the _L.hex extension.
       strcpy(fname, filename);
       strcat(fname, "_L.hex");
       loadEPROM(fname, false);
       //************************
               // EPROM is now in loadBuf; move it to AGC memory.
              // AGC fixed memory only uses NUMFBANK banks.
       for(int address=1024; address < 1024*(NUMFBANK+1); address++)</pre>
                      // Don't load address region 0-1023; that region is allocated
```

strncpy(tmp, &buf[4], 6); tmp[addressBytes*2] = '\0';

```
// to eraseable memory.
                //cout << "loading CADR=" << hex << address << endl;
MEM::writeMemory(address, loadBuf[address]);</pre>
}
        // Write the entire contents of fixed and
        // eraseable memory to the specified file.
        // Does not write the registers
void saveMemory(char* filename)
        FILE* fp = fopen(filename, "w");
        if(!fp)
        {
                perror("*** ERROR: fopen failed:");
                exit(-1);
        char buf[100];
        for(unsigned addr=020; addr<=031777; addr++)</pre>
                sprintf(buf, "%060 %060\n", addr, MEM::readMemory(addr));
                fputs(buf, fp);
        fclose(fp);
}
void examineMemory()
        char theAddress[20];
        strcpy(theAddress, getCommand("Examine Memory -- enter address (octal): "));
        cout << endl;
        unsigned address = strtol(theAddress, 0, 8);
        char buf[100];
        for(unsigned i=address; i<address+23; i++)</pre>
                sprintf(buf, "%060: %060", i, MEM::readMemory(i));
                cout << buf << endl;</pre>
        }
}
        // Returns true if time (s) elapsed since last time it returned true; does not block
        // search for "Time Management"
bool checkElapsedTime(time_t s)
        if(!s) return true;
        static clock_t start = clock();
        clock_t finish = clock();
        double duration = (double)(finish - start) / CLOCKS_PER_SEC;
        if(duration >= s)
            start = finish;
                return true;
       return false;
        // Blocks until time (s) has elapsed.
void delay(time_t s)
        if(!s) return;
        clock_t start = clock();
        clock_t finish = 0;
        double duration = 0;
        do
        {
                finish = clock();
        while((duration = (double)(finish - start) / CLOCKS_PER_SEC) < s);</pre>
```

```
}
void updateAGCDisplay()
        static bool displayTimeout = false;
        static int clockCounter = 0;
        if(checkElapsedTime(2)) displayTimeout = true;
        if(MON::FCLK)
        {
                 if(MON::RUN)
                 {
                                  \ensuremath{//} update every 2 seconds at the start of a new instruction
                         if(displayTimeout || dskyChanged)
                                  clockCounter++;
                                  if(
                                          (TPG::register_SG.read() == TP12 &&
                                                  SEQ::register_SNI.read() == 1) | |
                                          (TPG::register_SG.read() == STBY) || clockCounter > 500 ||
                                          dskyChanged)
                                  {
                                          MON::displayAGC();
                                          displayTimeout = false;
                                          clockCounter = 0;
                                          dskyChanged = false;
                                  }
                         }
                 else
                         static bool displayOnce = false;
                         if(TPG::register_SG.read() == WAIT)
                                  if(displayOnce == false)
                                  {
                                          MON::displayAGC();
                                          displayOnce = true;
                                          clockCounter = 0;
                                  }
                         else
                                  displayOnce = false;
                }
        else
                MON::displayAGC(); // When the clock is manual or slow, always update.
}
void showMenu()
{
        cout << "AGC4 EMULATOR MENU:" << endl;</pre>
        cout << " 'r' = RUN: toggle RUN/HALT switch upward to the RUN position." << endl;
                                 // columns are numbered 0-n
// number of chars in column
const int startCol
                         = 0;
const int colLen
                         = 5;
                                 // # of total lines to display
const int maxLines
                         = 23;
const int noffset
                         = 10;
                                 // # of lines prior to, and including, selected line
const int maxLineLen = 79;
void showSourceCode()
                         // Add the .lst extension.
        char fname[80];
        strcpy(fname, filename);
        strcat(fname, ".lst");
        // Open the file containing the source code listing. \label{eq:file_source} {\tt FILE*} \  \, {\tt fp} \, = \, {\tt fopen(fname, "r");}
        if(!fp)
```

```
perror("fopen failed:");
               cout << "*** ERROR: Can't load source list file: " << fname << endl;</pre>
               return;
       cout << endl;
               // Get the address of the source code line to display.
               // The address we want is the current effective address is the
               // S and bank registers.
       char CADR[colLen+1];
       sprintf(CADR, "%050", ADR::getEffectiveAddress());
       int op = 0; // offset index
        long foffset[noffset];
       for(int i=0; i<noffset; i++) foffset[i]=0;</pre>
       bool foundit = false;
       int lineCount = 0;
       char s[256];
       char valString[20];
       char out[256];
       while(!feof(fp))
               if(!foundit)
               {
                       foffset[op] = ftell(fp);
                       op = (op + 1) % noffset;
                       // Read a line of the source code list file.
               if(fgets(s, 256, fp))
                               \ensuremath{//} Get the address (CADR) from the line.
                       strncpy(valString, s+startCol, colLen);
                       valString[colLen]='\0';
                               // 'foundit' is true after we have found the desired line.
                       if(foundit)
                               if(strcmp(valString,CADR) == 0)
                                       cout << ">";
                               else
                                       cout << " ";
                                       // truncate line so it fits in 80 col display
                               strncpy(out, s, maxLineLen);
                               out[maxLineLen] = '\0';
                               cout << out;
                               lineCount++;
                               if(lineCount >= maxLines)
                                      break;
                       élse
                               if(strcmp(valString, CADR) == 0)
                                               \ensuremath{//} Reposition the file pointer back several lines so
                                               // we can see the code that preceeds the desired
                                               // line, too.
                                       foundit = true;
                                       fseek(fp, foffset[op], 0);
                               }
                       }
       fclose(fp);
void main(int argc, char* argv[])
```

{

```
CPM::readEPROM( "CPM1_8.hex", CPM::EPROM1_8);
CPM::readEPROM( "CPM9_16.hex", CPM::EPROM9_16);
CPM::readEPROM( "CPM17_24.hex", CPM::EPROM17_24);
CPM::readEPROM( "CPM25_32.hex", CPM::EPROM25_32);
CPM::readEPROM( "CPM33_40.hex", CPM::EPROM33_40);
CPM::readEPROM( "CPM41_48.hex", CPM::EPROM41_48);
CPM::readEPROM( "CPM49_56.hex", CPM::EPROM49_56);
bool singleClock = false;
genAGCStates();
MON::displayAGC();
while(1)
          // NOTE: assumes that the display is always pointing to the start of
          // a new line at the top of this loop!
          // Clock the AGC, but between clocks, poll the keyboard // for front-panel input by the user. This uses a Microsoft function;
          // substitute some other non-blocking function to access the keyboard
          // if you're porting this to a different platform.
          cout << "> "; cout.flush(); // display prompt
          while( !_kbhit() )
                    if(MON::FCLK || singleClock)
                                        // This is a performance enhancement. If the AGC is running,
                                        // don't check the keyboard or simulator display every
                                        // simulation cycle, because that slows the simulator
                                        // down too much.
                              int genStateCntr = 100;
                              do {
                                   CLK::clkAGC();
                                       singleClock = false;
                                   qenAGCStates();
                                   genStateCntr--;
                                                  // Needs more work. It doesn't always stop at the
                                                  // right location and sometimes stops at the
// instruction afterwards, too.
                                        if(breakpointEnab &&
                                                 breakpoint == ADR::getEffectiveAddress())
                                        {
                                                  MON::RUN = 0;
                                        }
                                                  // Halt right after instr that changes a watched
                                                  // memory location.
                                        if(watchEnab)
                                                  unsigned newWatchValue = MEM::readMemory(watchAddr);
                                                  if(newWatchValue != oldWatchValue)
                                                           MON::RUN = 0;
                                                  oldWatchValue = newWatchValue;
                              } while (MON::FCLK && MON::RUN && genStateCntr > 0);
                              updateAGCDisplay();
                    // for convenience, clear the single step switch on TP1; in the
                    // hardware AGC, this happens when the switch is released
if(MON::STEP && TPG::register_SG.read() == TP1) MON::STEP = 0;
          char key = _getch();
                    // Keyboard controls for front-panel:
          switch(key)
```

```
{
       // AGC controls
       // simulator controls
case 'q': cout << "QUIT..." << endl; exit(0);</pre>
case 'm': showMenu(); break;
case 'd':
       genAGCStates();
       MON::displayAGC();
       break; // update display
case 'l': loadMemory(); break;
case 'e': examineMemory(); break;
case 'f':
       showSourceCode();
       break;
case ']':
       incrCntr();
       //genAGCStates();
        //displayAGC(EVERY_CYCLE);
       break;
case '[':
       decrCntr();
       //genAGCStates();
       //displayAGC(EVERY_CYCLE);
       break;
case 'i':
       interrupt();
       //genAGCStates();
        //displayAGC(EVERY_CYCLE);
       break;
case 'z':
       //SCL::F17 = (SCL::F17 + 1) % 2;
       genAGCStates();
       MON::displayAGC();
       break;
case 'x':
       //SCL::F13 = (SCL::F13 + 1) % 2;
       genAGCStates();
       MON::displayAGC();
       break;
case 'c':
       MON::SCL_ENAB = (MON::SCL_ENAB + 1) % 2;
       genAGCStates();
       MON::displayAGC();
       break;
case 'r':
       MON::RUN = (MON::RUN + 1) % 2;
       genAGCStates();
       if(!MON::FCLK) MON::displayAGC();
       break;
case 's':
       MON::STEP = (MON::STEP + 1) % 2;
       genAGCStates();
       if(!MON::FCLK) MON::displayAGC();
       break;
case 'a':
       MON::SA = (MON::SA + 1) % 2;
       genAGCStates();
       MON::displayAGC();
       break;
case 'n':
       MON::INST = (MON::INST + 1) % 2;
       genAGCStates();
```

```
MON::displayAGC();
        break;
case 'p':
        MON::PURST = (MON::PURST + 1) % 2;
        genAGCStates();
        MON::displayAGC();
        break;
case 'b':
        toggleBreakpoint();
        break;
case 'y':
        toggleWatch();
        break;
case ';':
                // Clear ALARM indicators
        PAR::CLR_PALM();
                             // Asynchronously clear PARITY FAIL
        MON::displayAGC();
        break;
// DSKY:
case '0': KBD::keypress(KEYIN_0); break;
case '1': KBD::keypress(KEYIN_1); break;
case '2': KBD::keypress(KEYIN_2); break;
case '3': KBD::keypress(KEYIN_3); break;
case '4': KBD::keypress(KEYIN_4); break;
case '5': KBD::keypress(KEYIN_5); break;
case '6': KBD::keypress(KEYIN_6); break;
case '7': KBD::keypress(KEYIN_7); break;
case '8': KBD::keypress(KEYIN_8); break;
case '9': KBD::keypress(KEYIN_9); break;
case '+': KBD::keypress(KEYIN_PLUS); break;
case '-': KBD::keypress(KEYIN_MINUS); break;
case '.': KBD::keypress(KEYIN_CLEAR); break;
case '/': KBD::keypress(KEYIN_VERB); break;
case '*': KBD::keypress(KEYIN_NOUN); break;
case 'g': KBD::keypress(KEYIN_KEY_RELEASE); break;
case 'h': KBD::keypress(KEYIN_ERROR_RESET); break;
case 'j': KBD::keypress(KEYIN_ENTER); break;
case '\0': // must be a function key
        key = _getch();
        switch(key)
        case 0x3b: // F1: single clock pulse (when system clock off)
               singleClock = true; break;
        case 0x3c: // F2: manual clock (FCLK=0)
               MON::FCLK = 0; genAGCStates(); MON::displayAGC(); break;
        case 0x3e: // F4: fast clock (FCLK=1)
               MON::FCLK = 1; genAGCStates(); MON::displayAGC(); break;
        default: cout << "function key: " << key << "='
               << hex << (int) key << dec << endl;
        break;
//default: cout << "??" << endl;
default: cout << key << "=" << hex << (int) key << dec << endl;
```

}

}

ADR (ADR.h)

```
/******************************
 * ADR - MEMORY ADDRESS subsystem
  AUTHOR:
               John Pultorak
   DATE:
              9/22/01
   FILE:
               ADR.h
   VERSIONS:
   DESCRIPTION:
     Memory address for the Block 1 Apollo Guidance Computer prototype (AGC4).
   SOURCES:
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
#ifndef ADR_H
#define ADR_H
enum specialRegister { // octal addresses of special registers
             // Flip-Flop registers
       A_ADDR
                     =00,
       Q_ADDR
                     =01,
       Z_ADDR
                     =02,
       LP_ADDR
                     =03,
       INO_ADDR
                     =04,
       IN1_ADDR
                     =05,
       IN2_ADDR
                     =06,
       IN3_ADDR
                     =07,
       OUT0_ADDR
                     =010,
       OUT1_ADDR
                     =011,
       OUT2_ADDR
                     =012,
       OUT3_ADDR
                     =013,
       OUT4_ADDR
                     =014,
       BANK_ADDR
                     =015,
              // No bits in these registers
       RELINT_ADDR
                    =016,
       INHINT_ADDR
                     =017,
              // In eraseable memory
       CYR_ADDR
                     =020,
       SR_ADDR
                     =021,
       CYL_ADDR
                     =022,
       SL_ADDR
                     =023,
       ZRUPT_ADDR
                     =024,
       BRUPT_ADDR
                     =025,
       ARUPT_ADDR
                     =026,
       QRUPT_ADDR
                     =027,
};
class regS : public reg
public:
       regS(): reg(12, "%04o") { }
class regBNK : public reg
public:
       regBNK(): reg(4, "%02o") { }
};
class ADR
```

```
{
           friend class MON;
           friend class MEM;
           friend class CLK;
           friend class CPM;
public:
           static void execWP_WS();
           static void execRP_RBK();
      static void execWP_WBK();
     static bool GTR_17(); // for MBF, CPM static bool GTR_27(); // for PAR static bool EQU_16(); // for CPM static bool EQU_17(); // for CPM static bool EQU_25(); // for SEQ static bool GTR_1777(); // for CPM
            static unsigned getEffectiveAddress();
private:
           static regS register_S; // address register static regBNK register_BNK; // bank register
           static unsigned bankDecoder();
           static unsigned conv_WBK[];
};
#endif
```

ADR (ADR.cpp)

```
/*****************************
 * ADR - MEMORY ADDRESS subsystem
 * AUTHOR:
              John Pultorak
* DATE:
              9/22/01
   FILE:
              ADR.cpp
 * NOTES: see header file.
 ******************
* /
#include "reg.h"
#include "ADR.h"
#include "SEQ.h"
#include "BUS.h"
regS ADR::register_S; // address register
regBNK ADR::register_BNK;
                         // bank register
// transfer bits 14\text{-}11 from the bus into the 4\text{-}bit bank register
unsigned ADR::conv_WBK[] =
      void ADR::execWP_WS()
      register_S.write(BUS::glbl_WRITE_BUS);
void ADR::execRP_RBK()
      BUS::glbl_READ_BUS = register_BNK.read() << 10;</pre>
void ADR::execWP_WBK()
      register_BNK.writeShift(BUS::glbl_WRITE_BUS, ADR::conv_WBK);
bool ADR::GTR_27()
{
      return (register_S.read() > 027);
bool ADR::GTR_17()
             // check: address is not a central register
      return (register_S.read() > 017);
bool ADR::EQU_25()
{
      return (register_S.read() == 025);
bool ADR::EQU_17()
             // check: instruction is INHINT (INDEX 017)
      return (register_S.read() == 017);
bool ADR::EQU_16()
             // check: instruction is RELINT (INDEX 016))
      return (register_S.read() == 016);
}
bool ADR::GTR_1777()
             // check: address is fixed memory
```

```
return (register_S.read() > 01777);
unsigned ADR::bankDecoder()
        // Memory is organized into 13 banks of 1K words each. The banks are numbered
        // 0-12. Bank 0 is erasable memory; banks 1-12 are fixed (rope) memory. The 10
        // lower bits in the S register address memory inside a bank. The 2 upper bits // in the S register select the bank. If the 2 upper bits are both 1, the 4-bit
        // bank register is used to select the bank.
        // 12 11
                     Bank
            0
                 0
                          0
                                  erasable memory
        // 0
                1
                          1
                                  fixed-fixed 1 memory
        // 1
// 1
                0
1
                          2
                                  fixed-fixed 2 memory
                          3-12 fixed-switchable memory (bank register selects bank)
        unsigned bank = ADR::register_S.readField(12,11);
        if(bank == 3)
                          // fixed-switchable
                 if(register_BNK.read() <= 03) // defaults to 6000 - 7777</pre>
                          return 03;
                 else
                          return register_BNK.read(); // 10000 - 31777
        else
                                 // erasable or fixed-fixed
                 return bank;
}
unsigned ADR::getEffectiveAddress()
                 // Return the 14-bit address selected by lower 10 bits of the S register (1K)
        // and the bank decoder (which selects the 1K bank) unsigned lowAddress = ADR::register_S.readField(10,1);
        if(ADR::bankDecoder() == 0)
                 return lowAddress;
        unsigned highAddress = ADR::bankDecoder() << 10;
return highAddress | lowAddress;</pre>
}
```

```
********************
    * ALU - ARITHMETIC UNIT subsystem
            AUTHOR:
                                                              John Pultorak
              DATE:
                                                              9/22/01
              FILE:
                                                              ALU.h
             VERSIONS:
             DESCRIPTION:
                     Arithmetic Unit for the Block 1 Apollo Guidance Computer prototype (AGC4).
                      Mostly based on information from "Logical Description for the Apollo
                       Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
                      Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
                                                     #ifndef ALU_H
#define ALU_H
#include "reg.h"
class regB : public reg
public:
                           regB() : reg(16, "%06o") { }
class regCI : public reg
public:
                            regCI() : reg(1, "%01o") { }
};
class regX : public reg
public:
                            regX() : reg(16, "%060") { }
};
class regY : public reg
public:
                            regY(): reg(16, "%060") { }
class regU : public reg
public:
                            regU() : reg(16, "%060") { }
                             virtual unsigned read();
};
class ALU
public:
                             static unsigned glbl_BUS; // mixes the RC and RU together for MASK
                                                           // In the hardware AGC, all read pulses are enabled simultaneously
                                                           // by CLK1. This simulator has to do the pulses one-at-a-time, so
                                                           // they are executed in the following sequence to mimic the hardware:
                                                          // 1) all read pulses involving subsystems other than ALU are executed,
                                                                                                                     These read pulses output to the glbl_READ_BUS. Only 0 or 1
                                                          //
                                                          //
                                                                                                                     of these pulses should be active at any time (never 2 or more),
                                                          // 2) next, the read pulses for the ALU are executed. The ALU is treated
                                                                                                                     differently because it is the only subsystem where several read % \left( 1\right) =\left( 1\right) \left( 1\right) +\left( 1\right) \left( 1\right) \left( 1\right) +\left( 1\right) \left( 1\right) \left
```

```
pulses can be active simultaneously. In the original AGC, these
                               pulses 'inclusive OR' their output to the glbl_READ_BUS, so the
                               simulator has be implemented to execute all read pulses other than
                               the ALU reads first, so the ALU will have the bus data it needs \,
                               in order to do the inclusive OR.
                               In the recreated AGC hardware design, the ALU is also the subsystem
                               that links the glbl_READ_BUS to the glbl_WRITE_BUS.
                              The recreated ALU hardware design checks whether anything is being
                               written to the glbl_READ_BUS by the other subsystems. If not, it
                              outputs zeroes to the glbl_READ_BUS for input to the inclusive OR
                               operation.
                               It then transfers data on the glbl_READ_BUS to the glbl_WRITE_BUS
                               using an inclusive OR with data generated by other ALU read pulses.
               //
                              The AGC sequencer uses this operation to set certain data lines.
               // 3) finally, all write pulses are executed.
       static void execRP_ALU_RB();
       static void execRP_ALU_RC();
       static void execRP_ALU_RU();
       static void execRP_ALU_OR_RB14();
       static void execRP_ALU_OR_R1();
static void execRP_ALU_OR_R1C();
       static void execRP_ALU_OR_R2();
       static void execRP_ALU_OR_R22();
       static void execRP_ALU_OR_R24();
       static void execRP_ALU_OR_R2000();
       static void execRP_ALU_OR_RSB();
       static void execWP_GENRST();
       static void execWP_WB();
       static void execWP_CI();
       static void execWP_WY();
       static void execWP_WX();
       static void execWP_WYx();
       static regB register_B; // next instruction
       static regCI register_CI; // ALU carry-in flip flop
       static regX register_X; // ALU X register
       static regY register_Y; // ALU Y register
       static regU register_U; // ALU sum
};
#endif
```

```
ALU (ALU.cpp)
```

```
/******************************
 * ALU - ARITHMETIC UNIT subsystem
 * AUTHOR:
              John Pultorak
              9/22/01
   FILE:
              ALU.cpp
 * NOTES: see header file.
 ******************
* /
#include "ALU.h"
#include "SEQ.h"
#include "BUS.h"
regB ALU::register_B; // next instruction
regCI ALU::register_CI; // ALU carry-in flip flop
regX ALU::register_X; // ALU X register
regY ALU::register_Y; // ALU Y register
regU ALU::register_U; // ALU sum
unsigned ALU::glbl_BUS = 0;
//********************
void ALU::execRP_ALU_RB()
{
      BUS::glbl_READ_BUS = register_B.read();
}
       // Performs an inclusive OR or register U and register C;
       // in the MASK instruction, the RC and RU control pulses
       // are activated simultaneously. This causes both to be
       // gated onto the AGC bus which performs the logical OR.
void ALU::execRP_ALU_RC()
{
       ALU::glbl_BUS |= register_B.outmask() & (~register_B.read());
      BUS::glbl_READ_BUS = ALU::glbl_BUS;
       // Performs an inclusive OR or register U and register C;
       \ensuremath{//} in the MASK instruction, the RC and RU control pulses
       // are activated simultaneously. This causes both to be
       // gated onto the AGC bus which performs the logical OR.
void ALU::execRP_ALU_RU()
       ALU::glbl_BUS |= register_U.read();
       BUS::glbl_READ_BUS = ALU::glbl_BUS;
//*******************
//****************
\ensuremath{//} This is the interface between the read and write busses
void ALU::execRP_ALU_OR_RB14()
{
      BUS::glbl_WRITE_BUS |= 0020000 | BUS::glbl_READ_BUS;
void ALU::execRP_ALU_OR_R1()
```

```
BUS::glbl_WRITE_BUS |= 0000001 | BUS::glbl_READ_BUS;
void ALU::execRP_ALU_OR_R1C()
       BUS::glbl_WRITE_BUS |= 0177776 | BUS::glbl_READ_BUS;
void ALU::execRP_ALU_OR_R2()
       BUS::glbl_WRITE_BUS |= 0000002 | BUS::glbl_READ_BUS;
void ALU::execRP_ALU_OR_RSB()
       BUS::glbl_WRITE_BUS |= 0100000 | BUS::glbl_READ_BUS;
void ALU::execRP_ALU_OR_R22()
       BUS::glbl_WRITE_BUS |= 0000022 | BUS::glbl_READ_BUS;
void ALU::execRP_ALU_OR_R24()
       BUS::glbl_WRITE_BUS |= 0000024 | BUS::glbl_READ_BUS;
void ALU::execRP_ALU_OR_R2000()
       BUS::glbl_WRITE_BUS |= 0002000 | BUS::glbl_READ_BUS; // TC GOPROG instruction
void ALU::execWP_GENRST()
void ALU::execWP_CI()
       register_CI.writeField(1,1,1);
void ALU::execWP_WX()
       register_X.write(BUS::glbl_WRITE_BUS);
void ALU::execWP_WB()
       register_B.write(BUS::glbl_WRITE_BUS);
void ALU::execWP_WYx()
       register_Y.write(BUS::glbl_WRITE_BUS);
void ALU::execWP_WY()
       if(!SEQ::isAsserted(CI)) register_CI.writeField(1,1,0);
       register_X.write(0);
       register_Y.write(BUS::glbl_WRITE_BUS);
```

BUS (BUS.h)

```
/**********************************
* BUS - READ/WRITE BUS subsystem
                John Pultorak
   AUTHOR:
                 9/22/01
   DATE:
   FILE:
                BUS.h
   VERSIONS:
   DESCRIPTION:
      RW Bus for the Block 1 Apollo Guidance Computer prototype (AGC4).
      Mostly based on information from "Logical Description for the Apollo
      Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
      Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 ******************
#ifndef BUS_H
#define BUS_H
// BUS LINE DESIGNATIONS
// Specify the assignment of bus lines to the inputs of a register (for a 'write'
// operation into a register). Each 'conv_' array specifies the inputs into a
// single register. The index into the array corresponds to the bit position in
// the register, where the first parameter (index=0) is bit 16 of the register (msb)
// and the last parameter (index=15) is register bit 1 (1sb). The value of // the parameter identifies the bus line assigned to that register bit. 'BX'
// means 'don't care'; i.e.: leave that register bit alone.
enum { D0=17, // force bit to zero
               SGM=15, // sign bit in ....
SG=16, // sign (S2; one's compliment)
                US=15, // uncorrected sign (S1; overflow), except in register G
                B14=14, B13=13, B12=12, B11=11, B10=10, B9=9, B8=8,
               B7=7, B6=6, B5=5, B4=4, B3=3, B2=2, B1=1,
               BX=0
                      // ignore
};
enum ovfState { NO_OVF, POS_OVF, NEG_OVF };
class BUS
public:
        static unsigned glbl_READ_BUS; // read/write bus for xfer between central regs static unsigned glbl_WRITE_BUS; // read/write bus for xfer between central regs
        friend class INT;
        friend class CTR;
private:
        static ovfState testOverflow(unsigned bus);
#endif
```

BUS (BUS.cpp)

```
/****************************
* BUS - READ/WRITE BUS subsystem
* AUTHOR: John Pul
* DATE: 9/22/01
* FILE: BUS.cpp
              John Pultorak
 * NOTES: see header file.
**************************
#include "BUS.h"
unsigned BUS::glbl_READ_BUS = 0;
unsigned BUS::glbl_WRITE_BUS = 0;
ovfState BUS::testOverflow(unsigned bus)
       if((bus & 0100000) && !(bus & 0040000))
             return NEG_OVF; // negative overflow
       else if(!(bus & 0100000) && (bus & 0040000))
return POS_OVF; // positive overflow
       else
             return NO_OVF;
}
```

```
CLK (CLK.h)
```

```
* CLK - CLOCK subsystem
  AUTHOR:
             John Pultorak
  DATE:
             9/22/01
* FILE:
             CLK.h
  VERSIONS:
  DESCRIPTION:
    Clock for the Block 1 Apollo Guidance Computer prototype (AGC4).
    Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
    Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
 * NOTES:
************************
#ifndef CLK_H
#define CLK_H
#include "reg.h"
      // define pointer-to-function type
typedef void (*EXECTYPE)();
class CLK
public:
      static void doexecR(int pulse);
      static void doexecR_ALU(int pulse);
      static void doexecR_ALU_OR(int pulse);
      static void doexecW(int pulse);
      static void clkAGC();
      static reg* registerList[];
};
#endif
```

```
CLK (CLK.cpp)
```

```
/******************************
 * CLK - CLOCK subsystem
               John Pultorak
   AUTHOR:
               9/22/01
   DATE:
   FILE:
               CLK.cpp
   NOTES: see header file.
 **********************
* /
#include "CLK.h"
#include "INP.h"
#include "OUT.h"
#include "MBF.h"
#include "ADR.h"
#include "SEQ.h"
#include "ALU.h"
#include "CRG.h"
#include "CTR.h"
#include "INT.h"
#include "PAR.h"
#include "TPG.h"
#include "SCL.h"
#include "MEM.h"
       // A container for all registers. This is kept so we can iterate through
       // all registers to execute the control pulses. For simulation purposes
       // only; this has no counterpart in the hardware AGC.
reg* CLK::registerList[] = // registers are in no particular sequence
       &INP::register_IN0, &INP::register_IN1, &INP::register_IN2, &INP::register_IN3,
       &OUT::register_OUT1, &OUT::register_OUT2, &OUT::register_OUT3, &OUT::register_OUT4,
       &MBF::register_G, &PAR::register_BNK,
&SEQ::register_SQ, &ALU::register_B,
       &CRG::register_Q, &CRG::register_LP, &CRG::register_LA, &ALU::register_X,
       &ALU::register_Y, &ALU::register_U,
       &SEQ::register_STA, &SEQ::register_STB, &SEQ::register_SNI,
       &SEQ::register_LOOPCTR, &ALU::register_CI, &SEQ::register_BR1, &SEQ::register_BR2,
       &CTR::register_UpCELL, &CTR::register_DnCELL,
       &INT::register_RPCELL, &INT::register_INHINT1, &INT::register_INHINT,
       &PAR::register_P, &PAR::register_P2, &PAR::register_PALM,
       &TPG::register_SG,
       &SCL::register_SCL,
       &SCL::register_F17, &SCL::register_F13, &SCL::register_F10,
       0 // zero is end-of-list flag
};
void CLK::clkAGC()
               // Now that all the inputs are set up, clock the registers so the outputs
              // can change state in accordance with the inputs.
       for(int i=0; registerList[i]; i++)
              registerList[i]->clk();
}
       void execR_NOPULSE()
       void execR RAO()
                                      CRG::execRP_RA0();
       void execR_RA1()
                                      CRG::execRP_RA1();
                                      CRG::execRP_RA2();
       void execR_RA2()
       void execR RA3()
                                      CRG::execRP RA3();
       void execR_RA4()
                                      INP::execRP_RA4();
       void execR_RA5()
                                      INP::execRP_RA5();
       void execR_RA6()
                                    { INP::execRP_RA6();
```

```
void execR_RA7()
                                       { INP::execRP_RA7();
       void execR_RA11()
                                         OUT::execRP_RA11();
       void execR_RA12()
                                        OUT::execRP_RA12();
       void execR_RA13()
                                        OUT::execRP_RA13();
       void execR_RA14()
                                        OUT::execRP_RA14();
       void execR_RA()
                                        CRG::execRP_RA();
       void execR_RBK()
                                        ADR::execRP_RBK();
                                        MBF::execRP_RG();
       void execR_RG()
       void execR_RLP()
                                        CRG::execRP_RLP();
       void execR_RQ()
                                        CRG::execRP_RQ();
       void execR_RRPA()
                                        INT::execRP_RRPA();
       void execR_RSCT()
                                        CTR::execRP_RSCT();
       void execR_RZ()
                                        CRG::execRP_RZ();
       void execR_SBWG()
                                        MEM::execRP_SBWG();
       void execR_WE()
                                        MBF::execRP_WE();
                                                              PAR::execRP_WE(); }
                                       { ALU::execRP_ALU_RB();
       void execR_ALU_RB()
       void execR_ALU_RC()
                                        ALU::execRP_ALU_RC();
       void execR_ALU_RU()
                                       { ALU::execRP_ALU_RU();
       void execR_ALU_OR_RSB()
                                        ALU::execRP_ALU_OR_RSB();
       void execR_ALU_OR_R1()
                                        ALU::execRP_ALU_OR_R1();
                                        ALU::execRP_ALU_OR_R1C();
       void execR_ALU_OR_R1C()
                                        ALU::execRP_ALU_OR_R2();
ALU::execRP_ALU_OR_R22();
       void execR_ALU_OR_R2()
       void execR_ALU_OR_R22()
       void execR_ALU_OR_R24()
                                        ALU::execRP_ALU_OR_R24();
       void execR_ALU_OR_R2000()
                                        ALU::execRP_ALU_OR_R2000();
       void execR_ALU_OR_RB14()
                                       { ALU::execRP_ALU_OR_RB14();
EXECTYPE execR[] =
       execR_NOPULSE, //
                              NO_PULSE,
       execR_NOPULSE, //
                                      // Carry in
                              CI,
       execR_NOPULSE, //
                              CLG,
                                      // Clear G
                               CLCTR, // Clear loop counter**
       execR_NOPULSE, //
       execR_NOPULSE, //
                              CTR,
                                      // Loop counter
       execR_NOPULSE, //
                                      // Generate Parity
                              GP.
       execR_NOPULSE, //
                              KRPT,
                                     // Knock down Rupt priority
       execR_NOPULSE, //
                              NISQ,
                                      // New instruction to the SQ register
                                      // Read A
       execR_RA,
                              RA,
       execR_NOPULSE, //
                                      // Read B
                              RB.
                                     // Read bit 14
                              RB14,
       execR_NOPULSE, //
       execR_NOPULSE, //
                              RC,
                                      // Read C
                                      // Read G
       execR_RG,
                              RG,
                                      // Read LP
       execR_RLP,
                              RLP,
       execR_NOPULSE, //
                              RP2,
                                      // Read parity 2
       execR_RQ, //
                              RQ,
                                      // Read Q
       execR_RRPA,
                               RRPA,
                                     // Read RUPT address
       execR_NOPULSE, //
                              RSB,
                                      // Read sign bit
                                      // Read selected counter address
       execR_RSCT,
                              RSCT,
       execR_NOPULSE, //
                                      // Read sum
                              RU,
       execR_RZ,
                              RZ,
                                      // Read Z
                                      // Read 1
       execR_NOPULSE, //
                              R1,
       execR_NOPULSE, //
                                      // Read 1 complimented
                              R1C,
                                      // Read 2
       execR_NOPULSE, //
                              R2.
       execR_NOPULSE, //
                              R22,
                                      // Read 22
       execR_NOPULSE, //
                              R24,
                                      // Read 24
                                      // Stage 1
       execR_NOPULSE, //
                              ST1,
       execR_NOPULSE, //
                                      // Stage 2
                               ST2.
                                      // Test for minus zero
       execR_NOPULSE, //
                              TMZ,
                                      // Test for overflow
       execR_NOPULSE, //
                               TOV,
                                      // Test parity
       execR_NOPULSE, //
                               TP,
       execR_NOPULSE, //
                                      // Test for resume
                              TRSM,
       execR_NOPULSE, //
                              TSGN, // Test sign
TSGN2, // Test sign 2
       execR_NOPULSE, //
                                      // Write A
       execR_NOPULSE, //
                               WA,
       execR_NOPULSE, //
                               WALP,
                                      // Write A and LP
       execR_NOPULSE, //
                                      // Write B
                               WB,
       execR_NOPULSE, //
                               WGx,
                                      // Write G (do not reset)
       execR_NOPULSE, //
                                      // Write LP
                               WLP,
       execR_NOPULSE, //
                               WOVC,
                                     // Write overflow counter
       execR_NOPULSE, //
                              WOVI,
                                     // Write overflow RUPT inhibit // Write overflow
       execR_NOPULSE, //
                              WOVR,
       execR_NOPULSE, //
                               WP,
                                      // Write P
```

```
execR_NOPULSE, //
                                          // Write P2
                                 WP2,
                                          // Write Q
        execR_NOPULSE, //
                                 WQ,
        execR_NOPULSE, //
                                          // Write S
                                 WS,
                                          // Write X
        execR_NOPULSE, //
                                 WX,
        execR_NOPULSE, //
                                  WY.
                                          // Write Y
        execR_NOPULSE, //
                                  WYx,
                                          // Write Y (do not reset)
                                          // Write Z
        execR_NOPULSE, //
                                 W7.
        execR_NOPULSE, //
                                  RSC,
                                          // Read special and central
                                         // Write special and central
        execR_NOPULSE, //
                                  WSC,
        execR NOPULSE, //
                                          // Write G
                                 WG,
        execR_NOPULSE, //
                                  SDV1,
                                         // Subsequence DV1 is active
        execR_NOPULSE, //
                                 SMP1, // Subsequence MP1 is active SRSM3, // Subsequence RSM3 is active
        execR_NOPULSE, //
        execR_RA0,
                                 RAO,
                                          // Read register at address 0 (A)
        execR_RA1,
                                 RA1,
                                          // Read register at address 1 (Q)
        execR_RA2,
                                 RA2,
                                          // Read register at address 2 (Z)
        execR RA3,
                                          // Read register at address 3 (LP)
                                RA3,
        execR_RA4,
                                 RA4,
                                         // Read register at address 4
        execR_RA5,
                                 RA5,
                                          // Read register at address 5
                                         // Read register at address 6
        execR_RA6,
                                RA6,
        execR_RA7,
                                 RA7,
                                          // Read register at address 7
        execR_NOPULSE, //
                                RA10,
                                         // Read register at address 10 (octal)
                                 RA11, // Read register at address 11 (octal) RA12, // Read register at address 12 (octal)
        execR_RA11, //
        execR_RA12,
        execR_RA13,
                                 RA13, // Read register at address 13 (octal)
                        //
        execR_RA14,
                       //
                                 RA14,
                                         // Read register at address 14 (octal)
                                          // Read BNK
        execR RBK,
                                 RBK,
        execR_NOPULSE, //
                                 WAO,
                                         // Write register at address 0 (A)
                                         // Write register at address 1 (Q)
// Write register at address 2 (Z)
        execR_NOPULSE, //
                                 WA1,
        execR_NOPULSE, //
                                 WA2,
        execR_NOPULSE, //
                                 WA3, // Write register at address 3 (LP)
WA10, // Write register at address 10 (octal)
        execR_NOPULSE, //
                                 WAll, // Write register at address 11 (octal)
WAl2, // Write register at address 12 (octal)
WAl3, // Write register at address 13 (octal)
        execR_NOPULSE, //
        execR_NOPULSE, //
        execR_NOPULSE, //
                                 WA14, // Write register at address 14 (octal)
        execR_NOPULSE, //
        execR_NOPULSE, //
                                 WBK,
                                          // Write BNK
                                          // Write G (normal gates) **
        execR_NOPULSE, //
                                 WGn,
        execR_NOPULSE, //
                                 W20,
                                          // Write into CYR
                                          // Write into SR
        execR_NOPULSE, //
                                 W21,
        execR_NOPULSE, //
execR_NOPULSE, //
                                 W22,
                                         // Write into CYL
                                 W23
                                          // Write into SL
        execR_NOPULSE, //
                                 GENRST,// General Reset**
CLINH, // Clear INHINT**
        execR_NOPULSE, //
                                 CLINH1,// Clear INHINT1**
        execR_NOPULSE, //
                                 CLSTA, // Clear state counter A (STA)**
CLSTB, // Clear state counter B (STB)**
        execR_NOPULSE, //
        execR_NOPULSE, //
                                 CLISQ, // Clear SNI**
        execR_NOPULSE, //
                                 CLRP, // Clear RPCELL**
INH, // Set INHINT**
        execR_NOPULSE, //
        execR_NOPULSE, //
        execR_NOPULSE, //
                                         // Read RUPT opcode **
// Write G from memory
                                 RPT.
        execR_SBWG, //
                                 SBWG.
        execR_NOPULSE, //
                                  {\tt SETSTB},// Set the ST1 bit of STB
        execR_WE,
                                  WE,
                                       // Write E-MEM from G
        execR_NOPULSE, //
                                  WPCTR, // Write PCTR (latch priority counter sequence)**
        execR_NOPULSE, //
                                 WSQ, // Write SQ
                                          // Write stage counter B (STB) **
        execR_NOPULSE, //
                                 WSTB,
                                 R2000, // Read 2000 **
        execR_NOPULSE, //
}; // 99
void CLK::doexecR(int pulse) { execR[pulse](); }
EXECTYPE execR_ALU[] =
        execR_NOPULSE, //
                                 NO PULSE,
                                 CI, // Carry in
        execR_NOPULSE, //
        execR_NOPULSE, //
                                 CLG,
                                          // Clear G
```

execR_NOPULSE, //

WPx,

// Write P (do not reset)

```
execR_NOPULSE, //
                      CLCTR, // Clear loop counter**
execR_NOPULSE, //
                      CTR,
                              // Loop counter
execR_NOPULSE, //
                      GP,
                              // Generate Parity
execR_NOPULSE, //
                              // Knock down Rupt priority
                      KRPT.
execR_NOPULSE, //
                      NISQ,
                              // New instruction to the SQ register
execR_NOPULSE, //
                      RA,
                              // Read A
execR_ALU_RB, //
                      RB,
                              // Read B
execR_NOPULSE, //
                             // Read bit 14
                      RB14.
execR_ALU_RC, //
execR_NOPULSE, //
                      RC,
                              // Read C
                      RG,
                              // Read G
execR_NOPULSE, //
                              // Read LP
                      RLP,
execR_NOPULSE, //
                      RP2.
                              // Read parity 2
execR_NOPULSE, //
                      RQ,
                              // Read Q
execR_NOPULSE, //
                      RRPA,
                              // Read RUPT address
                              // Read sign bit
execR_NOPULSE, //
                      RSB,
execR_NOPULSE, //
                      RSCT,
                              // Read selected counter address
execR_ALU_RU, //
                      RU,
                              // Read sum
                              // Read Z
execR_NOPULSE, //
                      RZ,
execR_NOPULSE, //
                              // Read 1
                       R1,
execR_NOPULSE, //
                      R1C,
                              // Read 1 complimented
execR_NOPULSE, //
                              // Read 2
                      R2.
execR_NOPULSE, //
                      R22,
                              // Read 22
execR_NOPULSE, //
                      R24,
                              // Read 24
execR_NOPULSE, //
                      ST1,
                              // Stage 1
execR_NOPULSE, //
                       ST2,
                              // Stage 2
execR_NOPULSE, //
                              // Test for minus zero
                      TMZ,
execR_NOPULSE, //
                      TOV,
                              // Test for overflow
execR_NOPULSE, //
                              // Test parity
                       TP,
execR_NOPULSE, //
                      TRSM,
                              // Test for resume
execR_NOPULSE, //
                      TSGN.
                              // Test sign
                      TSGN2, // Test sign 2
execR_NOPULSE, //
execR_NOPULSE, //
                       WA,
                              // Write A
                              // Write A and LP
execR_NOPULSE, //
                       WALP,
execR_NOPULSE, //
                      WB,
                              // Write B
execR_NOPULSE, //
                              // Write G (do not reset)
                       WGx,
execR_NOPULSE, //
                      WLP,
                              // Write LP
                       WOVC,
                             // Write overflow counter
execR_NOPULSE, //
execR_NOPULSE, //
                       WOVI,
                              // Write overflow RUPT inhibit
                              // Write overflow
execR_NOPULSE, //
                      WOVR.
execR_NOPULSE, //
                      WP,
                              // Write P
execR_NOPULSE, //
                              // Write P (do not reset)
                       WPx,
                              // Write P2
execR_NOPULSE, //
                      WP2,
execR_NOPULSE, //
                              // Write Q
                      WQ,
                              // Write S
execR_NOPULSE, //
                      WS,
execR_NOPULSE, //
                      WX,
                              // Write X
                              // Write Y
execR_NOPULSE, //
                       WY,
execR_NOPULSE, //
                              // Write Y (do not reset)
                      WYx,
execR_NOPULSE, //
                              // Write Z
                      WZ,
execR_NOPULSE, //
                       RSC,
                              // Read special and central
execR_NOPULSE, //
                       WSC,
                              // Write special and central
                              // Write G
execR NOPULSE, //
                      WG,
execR_NOPULSE, //
                       SDV1,
                              // Subsequence DV1 is active
execR_NOPULSE, //
                       SMP1.
                              // Subsequence MP1 is active
execR_NOPULSE, //
                      SRSM3, // Subsequence RSM3 is active
execR_NOPULSE, //
                      RA0,
                              // Read register at address 0 (A)
execR_NOPULSE, //
                       RA1,
                              // Read register at address 1 (Q)
execR_NOPULSE, //
                      RA2,
                              // Read register at address 2 (Z)
execR_NOPULSE, //
                      RA3,
                              // Read register at address 3 (LP)
execR_NOPULSE, //
                      RA4,
                              // Read register at address 4
                              // Read register at address 5
execR_NOPULSE, //
                       RA5,
execR_NOPULSE, //
                      RA6,
                              // Read register at address 6
execR_NOPULSE, //
                              // Read register at address 7
                      RA7.
                              // Read register at address 10 (octal)
execR_NOPULSE, //
                      RA10,
execR_NOPULSE, //
                      RA11,
                              // Read register at address 11 (octal)
                              // Read register at address 12 (octal)
execR_NOPULSE, //
                       RA12,
execR_NOPULSE, //
                      RA13,
                              // Read register at address 13 (octal)
                              // Read register at address 14 (octal)
execR_NOPULSE, //
                      RA14,
execR_NOPULSE, //
                       RBK,
                              // Read BNK
                              // Write register at address 0 (A)
execR_NOPULSE, //
                       WAO,
execR_NOPULSE, //
                              // Write register at address 1 (0)
                       WA1,
execR_NOPULSE, //
                      WA2,
                              // Write register at address 2 (Z)
execR_NOPULSE, //
                      WA3,
                              // Write register at address 3 (LP)
execR_NOPULSE, //
                      WA10,
                             // Write register at address 10 (octal)
```

```
execR_NOPULSE, //
                              WA11, // Write register at address 11 (octal)
                                      // Write register at address 12 (octal)
       execR_NOPULSE, //
                              WA12,
                                     // Write register at address 13 (octal)
       execR_NOPULSE, //
                              WA13,
       execR_NOPULSE, //
                                      // Write register at address 14 (octal)
                              WA14,
                                      // Write BNK
       execR_NOPULSE, //
                              WBK,
       execR_NOPULSE, //
                              WGn,
                                      // Write G (normal gates) **
       execR_NOPULSE, //
                              W20,
                                      // Write into CYR
                                      // Write into SR
       execR_NOPULSE, //
                              W21,
                                      // Write into CYL
       execR_NOPULSE, //
                              W22,
       execR_NOPULSE, //
                              W23
                                      // Write into SL
       execR_NOPULSE, //
                              GENRST,// General Reset**
                              CLINH, // Clear INHINT**
       execR_NOPULSE, //
       execR_NOPULSE, //
                              CLINH1,// Clear INHINT1**
                              CLSTA, // Clear state counter A (STA)**
CLSTB, // Clear state counter B (STB)**
       execR_NOPULSE, //
       execR_NOPULSE, //
       execR_NOPULSE, //
                              CLISQ, // Clear SNI**
                              CLRP, // Clear RPCELL**
       execR_NOPULSE, //
       execR_NOPULSE, //
                              INH,
                                      // Set INHINT**
       execR_NOPULSE, //
                              RPT,
                                      // Read RUPT opcode **
                                     // Write G from memory
       execR_NOPULSE, //
                              SBWG.
                              {\tt SETSTB},// Set the ST1 bit of STB
       execR_NOPULSE, //
       execR_NOPULSE, //
                              WE,
                                      // Write E-MEM from G
                              WPCTR, // Write PCTR (latch priority counter sequence) **
       execR_NOPULSE, //
       execR_NOPULSE, //
                              WSQ,
                                      // Write SQ
                                      // Write stage counter B (STB)**
       execR_NOPULSE, //
                              WSTB.
                              R2000, // Read 2000 **
       execR_NOPULSE, //
};
void CLK::doexecR_ALU(int pulse) { execR_ALU[pulse](); }
EXECTYPE execR_ALU_OR[] =
{
       execR_NOPULSE,
                               //
                                      NO PULSE,
                                             // Carry in
       execR_NOPULSE,
                              //
                                      CI,
                                              // Clear G
       execR_NOPULSE,
                               //
                                      CLG,
       execR_NOPULSE,
                                      CLCTR, // Clear loop counter**
                                              // Loop counter
       execR_NOPULSE,
                                      CTR,
                                              // Generate Parity
       execR_NOPULSE,
                               //
                                      GP.
                                             // Knock down Rupt priority
                               //
       execR NOPULSE,
                                      KRPT.
       execR_NOPULSE,
                               //
                                      NISQ,
                                             // New instruction to the SQ register
                                              // Read A
       execR_NOPULSE,
                                      RA,
                                              // Read B
       execR_NOPULSE,
                               11
                                      RB,
                                             // Read bit 14
       execR_ALU_OR_RB14,
                                      RB14.
                               //
                                              // Read C
       execR_NOPULSE,
                               //
                                      RC,
       execR_NOPULSE,
                               //
                                              // Read G
                                      RG,
       execR_NOPULSE,
                               //
                                      RLP,
                                              // Read LP
                                              // Read parity 2
       execR_NOPULSE,
                               11
                                      RP2,
                                              // Read Q
       execR_NOPULSE,
                               //
                                      RQ,
       execR_NOPULSE,
                               //
                                      RRPA,
                                             // Read RUPT address
                               11
                                              // Read sign bit
       execR_ALU_OR_RSB,
                                      RSB,
       execR_NOPULSE,
                                      RSCT,
                                              // Read selected counter address
                               //
                                              // Read sum
       execk NOPULSE.
                               //
                                      RU,
       execR_NOPULSE,
                               //
                                      RZ,
                                              // Read Z
       execR_ALU_OR_R1,
                               //
                                      R1,
                                              // Read 1
                                      R1C,
                                              // Read 1 complimented
       execR_ALU_OR_R1C,
                               //
                                      R2,
                                              // Read 2
       execR_ALU_OR_R2,
                               //
                                              // Read 22
       execR_ALU_OR_R22,
                               //
                                      R22,
       execR_ALU_OR_R24,
                                      R24,
                                              // Read 24
                               //
                                              // Stage 1
       execR_NOPULSE,
                                      ST1,
                               //
                                              // Stage 2
       execR NOPULSE.
                                      ST2,
       execR_NOPULSE,
                                              // Test for minus zero
                               //
                                      TMZ,
                                              // Test for overflow
       execR_NOPULSE,
                               //
                                      TOV,
                                              // Test parity
       execR_NOPULSE,
                                      TP.
       execR_NOPULSE,
                               //
                                      TRSM,
                                              // Test for resume
                                              // Test sign
       execR NOPULSE,
                               //
                                      TSGN.
                                             // Test sign 2
       execR_NOPULSE,
                               //
                                      TSGN2,
                                              // Write A
       execR NOPULSE,
                                      WA,
       execR NOPULSE,
                               //
                                      WALP,
                                             // Write A and LP
                                      WB,
       execR NOPULSE,
                                              // Write B
                               //
                                              // Write G (do not reset)
       execR_NOPULSE,
                              //
                                      WGx,
       execR_NOPULSE,
                              //
                                      WLP,
                                              // Write LP
```

```
execR_NOPULSE,
                                      WOVC,
                                             // Write overflow counter
                                              // Write overflow RUPT inhibit
       execR_NOPULSE,
                                      WOVI,
                                             // Write overflow
       execR_NOPULSE,
                               //
                                      WOVR,
                                      WP,
       execR NOPULSE,
                                              // Write P
                               //
                                      WPx,
                                              // Write P (do not reset)
       execR NOPULSE,
                               //
       execR_NOPULSE,
                                      WP2,
                                              // Write P2
       execR_NOPULSE,
                               //
                                      WQ,
                                              // Write Q
                                              // Write S
       execR NOPHLSE.
                               //
                                      WS,
       execR_NOPULSE,
                               //
                                      WX,
                                              // Write X
       execR_NOPULSE,
                               //
                                      WY,
                                              // Write Y
                                             // Write Y (do not reset)
       execR_NOPULSE,
                               //
                                      WYx,
       execR_NOPULSE,
                              //
                                              // Write Z
                                      WZ,
       execR_NOPULSE,
                               //
                                      RSC,
                                              // Read special and central
                                      WSC,
                                              // Write special and central
       execR NOPULSE,
       execR_NOPULSE,
                               //
                                                      // Write G
                                      WG,
                               //
                                      SDV1,
                                             // Subsequence DV1 is active
       execR NOPULSE,
                                     SMP1, // Subsequence MP1 is active SRSM3, // Subsequence RSM3 is active
       execR_NOPULSE,
                              //
       execR_NOPULSE,
                               //
       execR_NOPULSE,
                                      RAO,
                                              // Read register at address 0 (A)
       execR_NOPULSE,
                               //
                                      RA1,
                                              // Read register at address 1 (Q)
                                     RA2,
                                             // Read register at address 2 (Z)
       execR_NOPULSE,
                               //
       execR_NOPULSE,
                               //
                                      RA3,
                                             // Read register at address 3 (LP)
                               //
                                             // Read register at address 4
                                     RA4,
       execk NOPULSE.
       execR_NOPULSE,
                               //
                                      RA5,
                                             // Read register at address 5
       execR_NOPULSE,
                               //
                                      RA6,
                                              // Read register at address 6
       execR_NOPULSE,
                               //
                                     RA7,
                                              // Read register at address 7
       execR_NOPULSE,
                               //
                                      RA10.
                                             // Read register at address 10 (octal)
                                      RA11,
                                              // Read register at address 11 (octal)
       execR_NOPULSE,
                               //
       execR_NOPULSE,
                               //
                                     RA12,
                                             // Read register at address 12 (octal)
                               //
       execR_NOPULSE,
                                      RA13,
                                              // Read register at address 13 (octal)
       execR_NOPULSE,
                               //
                                             // Read register at address 14 (octal)
                                     RA14,
                                     RBK,
                                              // Read BNK
       execR NOPULSE,
                               //
       execR_NOPULSE,
                               //
                                      WAO,
                                              // Write register at address 0 (A)
                               //
                                             // Write register at address 1 (Q)
       execR_NOPULSE,
                                      WA1,
       execR_NOPULSE,
                               //
                                      WA2,
                                             // Write register at address 2 (Z)
                               //
                                              // Write register at address 3 (LP)
       execR NOPHLSE.
                                      WA3.
                                             // Write register at address 10 (octal)
       execR_NOPULSE,
                               //
                                      WA10,
       execR_NOPULSE,
                               //
                                      WA11,
                                              // Write register at address 11 (octal)
                               //
                                             // Write register at address 12 (octal)
       execR_NOPULSE,
                                     WA12,
                                             // Write register at address 13 (octal)
// Write register at address 14 (octal)
                                      WA13,
       execR_NOPULSE,
                               //
                               //
       execR NOPULSE,
                                      WA14,
                                      WBK,
       execR_NOPULSE,
                               //
                                             // Write BNK
                                              // Write G (normal gates) **
       execR_NOPULSE,
                                      WGn,
                                             // Write into CYR
       execR_NOPULSE,
                               //
                                     W20,
                               //
                                      W21,
       execR_NOPULSE,
                                             // Write into SR
                                              // Write into CYL
       execR_NOPULSE,
                               //
                                      W22,
       execR_NOPULSE,
                              //
                                     W23
                                              // Write into SL
                                    GENRST,// General Reset**
CLINH, // Clear INHINT**
                              //
       execR_NOPULSE,
                              //
       execR_NOPULSE,
       execR_NOPULSE,
                               //
                                     CLINH1,// Clear INHINT1**
                                     CLSTA, // Clear state counter A (STA)**
       execR_NOPULSE,
                               //
                                     CLSTB, // Clear state counter B (STB)**
CLISQ, // Clear SNI**
       execR NOPULSE,
                               //
       execk NOPULSE.
                               //
                                      CLRP, // Clear RPCELL**
       execR_NOPULSE,
                               //
       execR_NOPULSE,
                               //
                                      INH,
                                             // Set INHINT**
                                             // Read RUPT opcode **
       execR_NOPULSE,
                               //
                                     RPT,
       execR_NOPULSE,
                                      SBWG.
                                             // Write G from memory
                               //
                                      SETSTB,// Set the ST1 bit of STB
       execR_NOPULSE,
                               //
                                      WE, // Write E-MEM from G
       execR_NOPULSE,
                                      WPCTR, // Write PCTR (latch priority counter sequence)**
       execR_NOPULSE,
                               //
                                      WSQ, // Write SQ
       execR_NOPULSE,
                              //
                                      WSTB, // Write stage counter B (STB)**
R2000, // Read 2000 **
       execR_NOPULSE,
                              //
       execR_ALU_OR_R2000,
};
```

```
void execW_NOPULSE()
void execW_CI()
                          ALU::execWP_CI();
void execW_CLG()
                          PAR::execWP_CLG();
                          INT::execWP_CLINH();
void execW_CLINH()
void execW_CLINH1()
                          INT::execWP_CLINH1();
void execW_CLISQ()
                          SEQ::execWP_CLISQ();
                          SEQ::execWP_CLCTR();
void execW CLCTR()
                          INT::execWP_CLRP();
void execW_CLRP()
void execW_CLSTA()
                          SEQ::execWP_CLSTA();
void execW_CLSTB()
                          SEQ::execWP_CLSTB();
                          SEQ::execWP_CTR();
void execW_CTR()
void execW_GENRST()
                                SEQ::execWP_GENRST();
                                MBF::execWP_GENRST();
                                CRG::execWP_GENRST();
                                PAR::execWP_GENRST();
                                ALU::execWP_GENRST();
                                CTR::execWP_GENRST();
                                INT::execWP_GENRST();
                                OUT::execWP_GENRST();
void execW_GP()
                          PAR::execWP_GP();
void execW_INH()
                          INT::execWP_INH();
                          INT::execWP_KRPT();
SEQ::execWP_NISQ();
void execW_KRPT()
void execW_NISQ()
void execW_RPT()
                          INT::execWP_RPT();
void execW_RP2()
                          PAR::execWP_RP2();
void execW_SBWG()
                          MBF::execWP_SBWG(); PAR::execWP_SBWG(); }
void execW_SETSTB()
                          SEQ::execWP_SETSTB();
                          SEQ::execWP_ST1();
void execW_ST1()
void execW_ST2()
                          SEQ::execWP_ST2();
                          SEQ::execWP_TMZ();
SEQ::execWP_TOV();
void execW_TMZ()
void execW_TOV()
void execW TP()
                          PAR::execWP_TP();
void execW_TRSM()
                          SEQ::execWP_TRSM();
void execW_TSGN()
                          SEQ::execWP_TSGN();
                          SEQ::execWP_TSGN2();
CRG::execWP_WA0();
void execW_TSGN2()
void execW WA0()
void execW_WA1()
                          CRG::execWP_WA1();
void execW_WA2()
                          CRG::execWP_WA2();
                          CRG::execWP_WA3();
void execW_WA3()
void execW_WA10()
                          OUT::execWP_WA10();
                          OUT::execWP_WA11();
void execW_WA11()
void execW_WA12()
                          OUT::execWP_WA12();
                          OUT::execWP_WA13();
void execW_WA13()
                          OUT::execWP_WA14();
void execW_WA14()
                          CRG::execWP_WA();
void execW WA()
void execW_WALP()
                          CRG::execWP_WALP();
void execW_WB()
                          ALU::execWP_WB();
void execW_WBK()
                          ADR::execWP_WBK();
                          MEM::execWP_WE();
void execW_WE()
void execW_WGn()
                          MBF::execWP_WGn();
void execW_WGx()
                          MBF::execWP_WGx(); PAR::execWP_WGx(); }
void execW_WLP()
                          CRG::execWP_WLP();
                          CTR::execWP_WOVC();
INT::execWP_WOVI();
void execW_WOVC()
void execW WOVI()
void execW_WOVR()
                          CTR::execWP_WOVR();
                          PAR::execWP_WP();
PAR::execWP_WPx();
void execW_WP()
void execW_WPx()
                          PAR::execWP_WP2();
void execW_WP2()
                          CTR::execWP_WPCTR();
void execW_WPCTR()
void execW_WQ()
                          CRG::execWP_WQ();
void execW_WS()
                          ADR::execWP_WS();
                          SEQ::execWP_WSQ();
void execW WSO()
                          SEQ::execWP_WSTB();
void execW WSTB()
void execW_WX()
                          ALU::execWP_WX();
                          ALU::execWP_WY();
void execW_WY()
                          ALU::execWP_WYx();
CRG::execWP_WZ();
void execW_WYx()
void execW WZ()
void execW_W20()
                          MBF::execWP_W20();
                          MBF::execWP_W21();
void execW_W21()
void execW_W22()
                          MBF::execWP_W22();
                          MBF::execWP_W23();
void execW_W23()
```

```
EXECTYPE execW[] =
       execW_NOPULSE, //
                              NO_PULSE,
                              CI,
                                      // Carry in
       execW_CI,
                      //
       execW_CLG,
                       //
                              CLG.
                                      // Clear G
       execW_CLCTR,
                              CLCTR, // Clear loop counter**
       execW_CTR,
                              CTR,
                                      // Loop counter
                       //
                                      // Generate Parity
       execW GP,
                       //
                              GP.
                              KRPT,
       execW_KRPT,
                                      // Knock down Rupt priority
       execW_NISQ,
                              NISQ,
                                      // New instruction to the SQ register
                                      // Read A
       execW_NOPULSE, //
                              RA,
       execW_NOPULSE, //
                                      // Read B
                              RB.
                                      // Read bit 14
       execW_NOPULSE, //
                              RB14.
                              RC,
       execW_NOPULSE, //
                                      // Read C
                                      // Read G
       execW_NOPULSE, //
                              RG,
       execW_NOPULSE, //
                                      // Read LP
                              RLP,
       execW_RP2,
                              RP2.
                                      // Read parity 2
                                      // Read Q
       execW_NOPULSE, //
                              RQ,
       execW_NOPULSE, //
                               RRPA,
                                      // Read RUPT address
       execW_NOPULSE, //
                              RSB,
                                      // Read sign bit
       execW_NOPULSE, //
                              RSCT,
                                      // Read selected counter address
       execW_NOPULSE, //
                              RU,
                                      // Read sum
       execW_NOPULSE, //
                              RZ,
                                      // Read Z
                              R1,
                                      // Read 1
       execW_NOPULSE, //
       execW_NOPULSE, //
                                      // Read 1 complimented
                              R1C,
                                      // Read 2
       execW_NOPULSE, //
                              R2.
       execW_NOPULSE, //
                              R22,
                                      // Read 22
       execW_NOPULSE, //
                              R24,
                                      // Read 24
       execW_ST1,
                              ST1,
                                      // Stage 1
       execW_ST2,
                                      // Stage 2
                              ST2.
                                      // Test for minus zero
       execW_TMZ,
                              TMZ,
       execW_TOV,
                              TOV,
                                      // Test for overflow
       execW_TP,
                              TP,
                                      // Test parity
       execW TRSM,
                              TRSM,
                                      // Test for resume
                                      // Test sign
       execW TSGN,
                              TSGN,
                              TSGN2, // Test sign 2
       execW_TSGN2,
       execW_WA,
                                      // Write A
                              WA,
       execW_WALP,
                              WALP,
                                      // Write A and LP
                              WB,
                                      // Write B
       execW WB,
       execW_WGx,
                              WGx,
                                      // Write G (do not reset)
       execW_WLP,
                                      // Write LP
                              WLP,
                              WOVC,
                                      // Write overflow counter
       execW_WOVC,
                              WOVI,
                                      // Write overflow RUPT inhibit
       execW_WOVI,
                                      // Write overflow
       execW WOVR,
                              WOVR,
       execW_WP,
                              WP,
                                      // Write P
                                      // Write P (do not reset)
       execW_WPx,
                              WPx,
                                      // Write P2
       execW_WP2,
                              WP2,
                              WQ,
       execW_WQ,
                                      // Write Q
       execW_WS,
                              WS,
                                      // Write S
       execW_WX,
                                      // Write X
                              WX,
       execW_WY,
                              WY,
                                      // Write Y
                                      // Write Y (do not reset)
       execW WYx,
                              WYx,
                                      // Write Z
       execW_WZ,
                              WZ,
       execW_NOPULSE, //
                              RSC,
                                      // Read special and central
       execW_NOPULSE, //
                              WSC,
                                      // Write special and central
                                      // Write G
       execW NOPULSE, //
                              WG,
       execR_NOPULSE, //
                               SDV1,
                                      // Subsequence DV1 is active
       execR_NOPULSE, //
                               SMP1,
                                      // Subsequence MP1 is active
       execR_NOPULSE, //
                              SRSM3, // Subsequence RSM3 is active
       execW_NOPULSE, //
                               RAO,
                                      // Read register at address 0 (A)
       execW_NOPULSE, //
                              RA1,
                                      // Read register at address 1 (Q)
       execW_NOPULSE, //
                                      // Read register at address 2 (Z)
                              RA2.
       execW_NOPULSE, //
                              RA3,
                                      // Read register at address 3 (LP)
       execW_NOPULSE, //
                              RA4,
                                      // Read register at address 4
                                      // Read register at address 5
       execW_NOPULSE, //
                              RA5,
       execW_NOPULSE, //
                              RA6,
                                      // Read register at address 6
                                      // Read register at address 7
       execW_NOPULSE, //
                              RA7.
       execW_NOPULSE, //
                               RA10,
                                      // Read register at address 10 (octal)
                              RA11,
                                      // Read register at address 11 (octal)
       execW_NOPULSE, //
       execW_NOPULSE, //
                              RA12,
                                      // Read register at address 12 (octal)
       execW_NOPULSE, //
                                     // Read register at address 13 (octal)
// Read register at address 14 (octal)
                              RA13,
       execW_NOPULSE, //
                              RA14,
       execW_NOPULSE, //
                              RBK,
                                      // Read BNK
```

```
execW_WA0,
                              WAO,
                                      // Write register at address 0 (A)
       execW_WA1,
                              WA1,
                                      // Write register at address 1 (Q)
                                      // Write register at address 2 (Z)
       execW_WA2,
                              WA2,
                                      // Write register at address 3 (LP)
       execW WA3,
                              WA3,
                                      // Write register at address 10 (octal)
       execW_WA10,
                              WA10,
       execW_WA11,
                              WA11,
                                      // Write register at address 11 (octal)
       execW_WA12,
                              WA12,
                                      // Write register at address 12 (octal)
                                      // Write register at address 13 (octal)
       execW_WA13,
                              WA13,
       execW_WA14,
                                      // Write register at address 14 (octal)
                              WA14,
       execW_WBK,
                              WBK,
                                      // Write BNK
       execW_WGn,
                                      // Write G (normal gates)**
                              WGn,
                              W20,
       execW_W20,
                                      // Write into CYR
                       //
                                      // Write into SR
       execW_W21,
                              W21,
       execW_W22,
                              W22,
                                      // Write into CYL
       execW_W23,
                              W23
                                      // Write into SL
                              GENRST,// General Reset**
CLINH, // Clear INHINT**
       execW_GENRST, //
       execW_CLINH,
                       //
       execW_CLINH1, //
                              CLINH1,// Clear INHINT1**
                              CLSTA, // Clear state counter A (STA)**
CLSTB, // Clear state counter B (STB)**
       execW_CLSTA,
                      //
       execW CLSTB,
                       //
                              CLISQ, // Clear SNI**
       execW_CLISQ,
                       //
                              CLRP, // Clear RPCELL**
       execW_CLRP,
       execW_INH,
                                      // Set INHINT**
                      //
                              INH,
                                      // Read RUPT opcode **
       execW_RPT,
                      //
                              RPT,
                                     // Write G from memory
       execW_SBWG,
                       //
                              SBWG.
       execW_SETSTB,
                              SETSTB,// Set the ST1 bit of STB
       execW_WE,
                              WE,
                                      // Write E-MEM from G
       execW_WPCTR,
                       //
                              WPCTR, // Write PCTR (latch priority counter sequence)**
       execW_WSQ,
                      //
                              WSQ, // Write SQ
                                      // Write stage counter B (STB)**
       execW_WSTB,
                              WSTB,
       execW_NOPULSE, //
                              R2000, // Read 2000 **
}; // 99
void CLK::doexecW(int pulse) { execW[pulse](); }
```

```
CPM (CPM.h)
```

```
/****************************
* CPM - CONTROL PULSE MATRIX subsystem
               John Pultorak
   AUTHOR:
               9/22/01
   DATE:
   FILE:
               CPM.h
   VERSIONS:
   DESCRIPTION:
     Control Pulse Matrix for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 ********************
#ifndef CPM_H
#define CPM_H
#include "TPG.h"
#include "SEQ.h"
class CPM
public:
       static subseq instructionSubsequenceDecoder(
                     int counter_subseq, int SQ_field, int STB_field);
       static char* subseqString[];
       static void controlPulseMatrix();
       static void readEPROM(char* fileName, int* eprom);
       static int EPROM1_8 [0x3fff+1];
       static int EPROM9_16 [0x3fff+1];
       static int EPROM17_24[0x3fff+1];
       static int EPROM25_32[0x3fff+1];
       static int EPROM33_40[0x3fff+1];
static int EPROM41_48[0x3fff+1];
       static int EPROM49_56[0x3fff+1];
private:
              \ensuremath{//} Clear the list of currently asserted control pulses.
       static void clearControlPulses();
       // Assert the set of control pulses by adding them to the list of currently
       // active control signals.
       static void assert(cpType* pulse);
       // Assert a control pulse by adding it to the list of currently asserted
       // control pulses.
       static void assert(cpType pulse);
       static void get_CPM_A(int CPM_A_address);
       static void getControlPulses_EPROM(int address);
       static void checkEPROM(int inval, int lowbit);
};
#endif
```

```
CPM (CPM.cpp)
```

```
/******************************
* CPM - CONTROL PULSE MATRIX subsystem
*
   AUTHOR:
                John Pultorak
   DATE:
                 9/22/01
 * FILE:
                CPM.cpp
 * NOTES: see header file.
 ***********************
* /
#include "CPM.h"
#include "SEQ.h"
#include "MON.h"
#include "CTR.h"
#include "INT.h"
#include "ADR.h"
#include <stdlib.h>
char* CPM::subseqString[] =
        "TC0",
        "CCS0",
        "CCS1",
        "NDX0",
        "NDX1",
        "RSM3",
        "XCH0",
        "CS0",
        "TS0",
        "AD0"
        "MASK0",
        "MP0",
        "MP1",
        "MP3",
        "DV0",
        "DV1",
        "SUO",
        "RUPT1",
        "RUPT3",
        "STD2",
        "PINCO",
        "MINCO",
        "SHINCO",
        "NO_SEQ"
};
subseq CPM::instructionSubsequenceDecoder(
        int counter_subseq, int SQ_field, int STB_field)
{
                // Combinational logic decodes instruction and the stage count
                // to get the instruction subsequence.
        static subseq decode[16][4] = {
                                                               RUPT3 }, // 00
NO_SEQ }, // 01
                TC0,
                               RUPT1,
                                               STD2,
                               CCS1,
               CCS0,
                                               NO_SEQ,
                                                               RSM3 }, // 02
NO_SEQ }, // 03
               NDX0,
                               NDX1,
                                               NO_SEQ,
               XCH0,
                               NO_SEQ,
                                               STD2,
               NO SEO,
                               NO SEO,
                                               NO SEO,
                                                               NO_SEQ }, // 04
                                                                        }, // 05
                                                               NO_SEQ
               NO_SEQ,
                               NO_SEQ,
                                               NO_SEQ,
                                                                       }, // 06
                                                               NO_SEQ
               NO_SEQ,
                               NO_SEQ,
                                               NO_SEQ,
                                                               NO_SEQ }, // 07
NO_SEQ }, // 10
               NO_SEQ,
                               NO_SEQ,
                                               NO_SEQ,
               NO_SEQ,
                               NO_SEQ,
                                               NO_SEQ,
                                                               MP3 }, // 11
NO_SEQ }, // 12
NO_SEQ }, // 13
               MP0,
                               MP1,
                                               NO_SEQ,
                                               STD2,
               DV0,
                               DV1,
               SUO,
                               NO_SEQ,
                                               STD2,
                                                               NO_SEQ }, // 14
NO_SEQ }, // 15
NO_SEQ }, // 16
               CS0,
                                               STD2,
                               NO_SEQ,
               TS0,
                               NO_SEQ,
                                               STD2,
               AD0,
                               NO_SEQ,
                                               STD2,
```

```
{
               MASK0,
                              NO_SEQ,
                                               STD2,
                                                              NO_SEQ } // 17
        };
        if(counter_subseq == PINCSEL)
               return PINCO;
        else if(counter_subseq == MINCSEL)
               return MINCO;
        else
               return decode[SQ_field][STB_field];
}
void CPM::clearControlPulses()
        for(unsigned i=0; i<MAXPULSES; i++)</pre>
               SEQ::glbl_cp[i] = NO_PULSE;
void CPM::assert(cpType* pulse)
        int j=0;
        for(unsigned i=0; i<MAXPULSES && j<MAX_IPULSES && pulse[j] != NO_PULSE; i++)
                if(SEQ::glbl_cp[i] == NO_PULSE)
                       SEQ::glbl_cp[i] = pulse[j];
               }
        }
void CPM::assert(cpType pulse)
        for(unsigned i=0; i<MAXPULSES; i++)</pre>
        {
                if(SEQ::glbl_cp[i] == NO_PULSE)
                       SEQ::glbl_cp[i] = pulse;
                       break;
        }
int CPM::EPROM1_8 [];
int CPM::EPROM9_16 [];
int CPM::EPROM17_24[];
int CPM::EPROM25_32[];
int CPM::EPROM33_40[];
int CPM::EPROM41_48[];
int CPM::EPROM49_56[];
void CPM::readEPROM(char* fileName, int* eprom)
        cout << "Reading EPROM: " << fileName << endl;</pre>
               // Open the EPROM file.
        FILE* ifp = fopen(fileName, "r");
        if(!ifp)
               perror("fopen failed for source file");
               exit(-1);
        const int addressBytes = 3; // 24-bit address range
        const int sumCheckBytes = 1;
        char buf[4096];
        while(fgets(buf,4096,ifp))
                // process a record
               if(buf[0] != 'S')
                {
                       cout << "Error reading start of EPROM record for: " << fileName << endl;</pre>
                       exit(-1);
```

```
}
                char tmp[256];
                strncpy(tmp, \&buf[2], 2); tmp[2] = '\0';
                int totalByteCount = strtol(tmp, 0, 16);
                int mySumCheck = totalByteCount & 0xff;
                strncpy(tmp, \&buf[4], 6); tmp[addressBytes*2] = '\0';
                int address = strtol(tmp, 0, 16);
                mySumCheck = (mySumCheck + ((address & 0xff0000) >> 16)) % 256;
                mySumCheck = (mySumCheck + ((address & 0x00ff00) >> 8)) % 256;
                mySumCheck = (mySumCheck + ((address & 0x0000ff)
                                                                          )) % 256;
                //cout << hex << totalByteCount << ", " << address << dec << endl;
                int dataBytes = totalByteCount - addressBytes - sumCheckBytes; int i = (addressBytes+2)*2; // index to 1st databyte char.
                for(int j=0; j<dataBytes; j++)</pre>
                        // get a data byte
                        strncpy(tmp, \&buf[i], 2); tmp[2] = '\0';
                        int data = strtol(tmp, 0, 16);
                        //cout << hex << data << dec << endl;
                        mySumCheck = (mySumCheck + data) % 256;
                        // The {\rm H/W} AGC needs negative logic in the EPROMS (0=asserted)
                        // but this simulator needs positive logic, so we bit flip the word.
                        //eprom[address] = data;
                        eprom[address] = ((~data) & 0xff);
                        address++;
                        i+=2; // bump to next databyte char
                strncpy(tmp, \&buf[i], 2); tmp[2] = '\0';
                int sumCheck = strtol(tmp, 0, 16);
                if(sumCheck != ((~mvSumCheck) & 0xff))
                        cout << "sumCheck failed; file: " << fileName << ", address: " << hex <<</pre>
address
                                 << ", sumCheck: " << sumCheck << ", mySumCheck: " << mySumCheck <<
dec << endl;
                        exit(-1);
        fclose(ifp);
void CPM::checkEPROM(int inval, int lowbit)
        for(int mask=0x1; inval && mask !=0x100; mask=mask<<1)</pre>
                if(inval & mask)
                       assert((cpType) lowbit);
                lowbit++;
        }
}
        // perform the CPM-A EPROM function using the EPROM files
void CPM::getControlPulses_EPROM(int address)
        checkEPROM(EPROM1_8 [address], 1);
checkEPROM(EPROM9_16 [address], 9);
        checkEPROM(EPROM17_24[address], 17);
        checkEPROM(EPROM25_32[address], 25);
        checkEPROM(EPROM33_40[address], 33);
        checkEPROM(EPROM41_48[address], 41);
        checkEPROM(EPROM49_56[address], 49);
}
void CPM::get_CPM_A(int address)
```

```
{
       // Use the EPROM tables to get the CPM-A control pulses documented
       // in R-393.
   getControlPulses_EPROM(address);
       // Now add some additional control pulses implied, but not documented
       // in R-393.
       if(SEQ::register_LOOPCTR.read() == 6)
       {
              assert(ST2); // STA <- 2
              assert(CLCTR); // CTR <- 0
       }
              //********************
              // Now that the EPROM tables are used for CPM-A, this function is only
              // used to display the instruction subsequence in MON.
       SEQ::glbl_subseq = CPM::instructionSubsequenceDecoder(
              CTR::getSubseq(), SEQ::register_SQ.read(), SEQ::register_STB.read());
              // These were in CPM-C, where the rest of the control signal assertions
              // related to their use still are, but were moved here because WB and RB
              // are part of the R-393 sequence tables. Check CPM-C to see how these
              // assertions fit in (the former use is commented out there).
       switch(TPG::register_SG.read())
       case PWRON:
              assert(WB); // TC GOPROG copied to B (see CPM-C for related assertions)
       case TP12:
              if(SEQ::register_SNI.read() == 1)
                     if(!INT::IRQ())
                     {
                            // Normal instruction
                                                  // SQ <- B (see CPM-C for related assertions)</pre>
                            assert(RB);
              break;
       default: ;
}
void CPM::controlPulseMatrix()
              // Combination logic decodes time pulse, subsequence, branch register, and
              // "select next instruction" latch to get control pulses associated with
              // those states.
              // Get rid of any old control pulses.
       clearControlPulses();
       //****************************
       // SUBSYSTEM A
       int SB2_field = 0;
       int SB1_field = 0;
       switch(CTR::getSubseq())
       case PINCSEL:
              SB2_field = 0;
              SB1_field = 1;
              break;
       case MINCSEL:
              SB2_field = 1;
              SB1_field = 0;
              break;
       default:
```

```
SB2_field = 0;
          SB1_field = 0;
   };
   int CPM_A_address = 0;
   CPM_A_address =
          (SB2_field << 13)
           (SB1_field << 12)
           (SEQ::register_SQ.read() << 8)
           (SEQ::register_STB.read() << 6)
          (TPG::register_SG.read() << 2)
           (SEQ::register_BR1.read() << 1)
          SEQ::register_BR2.read();
       // Construct address into CPM-A control pulse ROM:
          // Address bits (bit 1 is LSB)
                       register BR2
          // 1:
// 2:
                        register BR1
          // 3-6:
                       register SG (4)
                      register STB (2)
register SQ (4)
          //
              7,8:
          // 9-12:
                                STB_01 (from CTR: selects PINC, MINC, or none)
          // 13:
          //
                                STB_02 (from CTR: selects PINC, MINC, or none)
get_CPM_A(CPM_A_address);
   //****************************
   // SUBSYSTEM B
   // NOTE: WG, RSC, WSC are generated by SUBSYSTEM A. Those 3 signals are only used
   // by SUBSYSTEM B; not anywhere else.
   // CONSIDER MOVING TO ADR ****************
   if(SEQ::isAsserted(WG))
          switch(ADR::register_S.read())
          case 020:
                        assert(W20); break;
                        assert(W21); break;
          case 021:
          case 022:
                        assert(W22); break;
          case 023:
                        assert(W23); break;
          default: if(ADR::GTR_17()) assert(WGn); // not a central register
   if(SEQ::isAsserted(RSC))
          switch(ADR::register_S.read())
          case 00:
                        assert(RA0); break;
          case 01:
                        assert(RA1); break;
          case 02:
                       assert(RA2); break;
                       assert(RA3); break;
assert(RA4); break;
          case 03:
          case 04:
          case 05:
                        assert(RA5); break;
          case 06:
                        assert(RA6); break;
          case 07:
                       assert(RA7); break;
                       assert(RA10); break;
assert(RA11); break;
          case 010:
          case 011:
                       assert(RA12); break;
assert(RA13); break;
          case 012:
          case 013:
                      assert(RA14); break;
assert(RBK); break;
          case 014:
          case 015:
          default: break; // 016, 017
   if(SEQ::isAsserted(WSC))
          switch(ADR::register_S.read())
          case 00:
                        assert(WA0); break;
```

```
assert(WA1); break;
assert(WA2); break;
assert(WA3); break;
assert(WA10); break;
assert(WA11); break;
assert(WA12); break;
assert(WA13); break;
assert(WA14); break;
assert(WB14); break;
       case 01:
       case 02:
       case 03:
       case 010:
       case 011:
       case 012:
       case 013:
       case 014:
       case 015:
       default: break; // 016, 017
                   ***************
// SUBSYSTEM C
switch(TPG::register_SG.read())
case STBY:
       assert(GENRST);
       // inhibit all alarms
       // init "SQ" complex
       // clear branch registers
       // stage registers are not cleared; should they be?
       // zeroes are already gated onto bus when no read pulses are asserted.
       // to zero synchronous-clocked registers, assert write pulses here.
       // Level-triggered registers are zeroed by GENRST anded with CLK2.
       break;
case PWRON:
       assert(R2000);
       //assert(WB); // TC GOPROG copied to B (implemented in CPM-A)
case TP1:
              // Moved this from TP12 to TP1 because CLISQ was getting cleared in the
              // hardware AGC before TPG was clocked; therefore TPG was not seeing the
               // SNI indication.
       assert(CLISQ); // SNI <- 0
case TP5:
       // EMEM must be available in G register by TP6
                                 && // not a central register
&& // not fixed memory
DV1) && // not a loop counter subseq
       if(
             ADR::GTR_17()
              !ADR::GTR_1777()
              !SEQ::isAsserted(SDV1)
              !SEQ::isAsserted(SMP1))
       {
              assert(SBWG);
       break;
case TP6:
       // FMEM must be available in G register by TP7
       if( ADR::GTR_1777()
                                                                   // not eraseable
              !SEQ::isAsserted(SDV1)
                                        &&
                                                          // not a loop counter subseq
              !SEQ::isAsserted(SMP1))
              assert(SBWG);
       break;
case TP11:
       // G register written to memory beginning at TP11; Memory updates are in
       // G by TP10 for all normal and extracode instructions, but the PINC, MINC,
```

memory

```
// and SHINC sequences write to G in TP10 because they need to update the
              // parity bit.
              if( ADR::GTR_17()
                                                         &&
                                                                // not a central register
                     !ADR::GTR_1777()
                                                                // not fixed memory
                                                         &&
                     !SEQ::isAsserted(SDV1)
                                                                // not a loop counter subseq
                                                         33
                     !SEQ::isAsserted(SMP1))
              {
                     assert(WE);
              // Additional interrupts are inhibited during servicing of an interrupt;
              // Remove the inhibition when RESUME is executed (INDEX 025)
              if(SEQ::isAsserted(SRSM3)) assert(CLRP);
              break;
       case TP12:
              // DISABLE INPUT CHANGE TO PRIORITY COUNTER (reenable after TP1)
              // Check the priority counters; service any waiting inputs on the next
              // memory cycle.
              assert(WPCTR);
              if(SEQ::register_SNI.read() == 1) // if SNI is set, get next instruction
                     if(INT::IRQ()) // if interrupt requested (see CPM-A for similar assertion)
                             // Interrupt: SQ <- 0 (the default RW bus state)
                                                  // latch interrupt vector
// STB <- 1
                            assert(RPT);
                            assert(SETSTB);
                     else
                            // Normal instruction
                                                  // SQ <- B (implemented in CPM-A)
                            //assert(RB);
                            assert(CLSTB);
                                                  // STB <- 0
                     assert(WSQ);
                     assert(CLSTA);
                                                  // STA <- 0
                            // Remove inhibition of interrupts (if they were) AFTER the next
instruction
                     assert(CLINH1); // INHINT1 <- 0</pre>
              else if(CTR::getSubseq() == NOPSEL) // if previous sequence was not a counter
                     // get next sequence for same instruction.
                                     // STB <- STA
// STA <- 0
                     assert(WSTB);
                     assert(CLSTA);
              //assert(CLISQ); // SNI <- 0 (moved to TP1)
              break;
       default: ;
       }
```

```
* CRG - ADDRESSABLE CENTRAL REGISTER subsystem
   AUTHOR:
              John Pultorak
              9/22/01
   DATE:
   FILE:
              CRG.h
   VERSIONS:
  DESCRIPTION:
    Addressable Central Registers for the Block 1 Apollo Guidance Computer
    prototype (AGC4).
   SOURCES:
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
*****************
#ifndef CRG_H
#define CRG_H
#include "reg.h"
class regQ : public reg
public:
      regQ() : reg(16, "%060") { }
class regZ : public reg
public:
      regZ(): reg(16, "%060") { }
class regLP : public reg
public:
      regLP() : reg(16, "%06o") { }
class regA : public reg
public:
      regA() : reg(16, "%06o") { }
class CRG
public:
      static void execWP_GENRST();
      static void execRP_RQ();
      static void execRP_RA1();
      static void execWP_WQ();
      static void execWP_WA1();
      static void execRP_RZ();
      static void execRP_RA2();
      static void execWP_WZ();
      static void execWP_WA2();
      static void execRP_RLP();
      static void execRP_RA3();
      static void execRP_RA();
      static void execRP RAO();
      static void execWP_WA();
      static void execWP_WA0();
      static void execWP_WALP();
```

```
static void execWP_WLP();
static void execWP_WA3();

static regQ register_Q; // return address
static regZ register_Z; // program counter
static regLP register_LP; // lower accumulator
static regA register_A; // accumulator

static unsigned conv_WALP_LP[];
static unsigned conv_WALP_A[];
static unsigned conv_WLP[];

#endif
```

```
/**********************************
 * CRG - ADDRESSABLE CENTRAL REGISTER subsystem
 * AUTHOR:
                John Pultorak
 * DATE:
                9/22/01
   FILE:
                CRG.cpp
 * NOTES: see header file.
 ************************
* /
#include "CRG.h"
#include "SEQ.h"
#include "BUS.h"
regQ CRG::register_Q; // return address
regZ CRG::register_Z; // program counter
regLP CRG::register_LP; // lower accumulator
regA CRG::register_A; // accumulator
// BUS LINE ASSIGNMENTS
\ensuremath{//} Specify the assignment of bus lines to the inputs of a register (for a 'write'
// operation into a register). Each 'conv_' array specifies the inputs into a
// single register. The index into the array corresponds to the bit position in // the register, where the first parameter (index=0) is bit 16 of the register (msb)
\ensuremath{//} and the last parameter (index=15) is register bit 1 (lsb). The value of
// the parameter identifies the bus line assigned to that register bit. 'BX'
// means 'don't care'; i.e.: leave that register bit alone.
unsigned CRG::conv_WALP_LP[] =
       unsigned CRG::conv_WALP_A[] =
       SG, SG, US, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2 };
unsigned CRG::conv_WLP[] =
       B1, B1, D0, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2 };
void CRG::execWP_GENRST()
       register_Q.write(0);
       register_Z.write(0);
       register_LP.write(0);
       register_A.write(0);
}
void CRG::execRP_RQ()
{
       BUS::glbl_READ_BUS = register_Q.read();
void CRG::execRP_RA1()
{
       BUS::glbl_READ_BUS = register_Q.read();
void CRG::execWP_WQ()
       register_Q.write(BUS::glbl_WRITE_BUS);
}
void CRG::execWP_WA1()
       register_Q.write(BUS::glbl_WRITE_BUS);
```

```
}
void CRG::execRP_RZ()
       BUS::glbl_READ_BUS = register_Z.read();
void CRG::execRP_RA2()
       BUS::glbl_READ_BUS = register_Z.read();
void CRG::execWP_WZ()
       register_Z.write(BUS::glbl_WRITE_BUS);
void CRG::execWP_WA2()
       register_Z.write(BUS::glbl_WRITE_BUS);
void CRG::execRP_RLP()
       BUS::glbl_READ_BUS = register_LP.read();
void CRG::execRP_RA3()
       BUS::glbl_READ_BUS = register_LP.read();
void CRG::execWP_WALP()
       register_LP.writeShift(BUS::glbl_WRITE_BUS, CRG::conv_WALP_LP);
       register_A.writeShift(BUS::glbl_WRITE_BUS, CRG::conv_WALP_A);
void CRG::execWP_WLP()
       register_LP.writeShift(BUS::glbl_WRITE_BUS, CRG::conv_WLP);
void CRG::execWP_WA3()
       register_LP.writeShift(BUS::glbl_WRITE_BUS, CRG::conv_WLP);
void CRG::execRP_RA()
       BUS::glbl_READ_BUS = register_A.read();
void CRG::execRP_RA0()
       BUS::glbl_READ_BUS = register_A.read();
void CRG::execWP_WA()
       register_A.write(BUS::glbl_WRITE_BUS);
void CRG::execWP_WA0()
       register_A.write(BUS::glbl_WRITE_BUS);
```

```
CTR (CTR.h)
```

```
/******************************
* CTR - INVOLUNTARY PRIORITY COUNTER subsystem
   AUTHOR:
                John Pultorak
                10/25/02
   DATE:
   FILE:
                CTR.h
   VERSIONS:
   DESCRIPTION:
     Involuntary Counters for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
      Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
      Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 *******************
#ifndef CTR_H
#define CTR_H
#include "reg.h"
enum ctrNumber \{\ //\ {\it indexes}\ {\it for}\ {\it priority}\ {\it cells}
       OVCTR = 0,
       TIME2 = 1,
                    // Block II puts TIME2 first
       TIME1 = 2,
       TIME3 = 3,
       TIME4 = 4,
};
enum ctrAddr { // octal addresses of counters
               // Note: In Block 1, TIME1 preceeds TIME2. In Block II,
               // this is reversed: TIME2 preceeds TIME1. This reversal
               // was done so that the most significant time word occurs // at the lower address in the 2 word AGC clock. Therefore,
               // a common AGC software routine can be used to read the
               // time.
                      =0034,
       OVCTR_ADDR
                      =0035, // Block II puts TIME2 first
       TIME2_ADDR
       TIME1_ADDR
       TIME3_ADDR
TIME4_ADDR
                      =0037,
                      =0040,
       SPARE1_ADDR
                      =0041,
       SPARE2_ADDR
                      =0042.
       SPARE3_ADDR
                      =0043
};
enum pCntrType {
                             // NO COUNTER
// PINC
                      =0,
       NOPSEL
       PINCSEL
                      =1,
                             // MINC
       MINCSEL
                      =2
};
class regUpCELL : public reg
public:
       // Bit synchronize the counter inputs.
       regUpCELL() : reg(8, "%03o") { }
};
class regDnCELL : public reg
public:
```

```
// Bit synchronize the counter inputs.
regDnCELL() : reg(8, "%030") { }
};

class CTR {
public:
    static void execWP_GENRST();
    static void execWP_WPCTR();
    static void execWP_WOVR();
    static void execWP_WOVR();
    static void execWP_WOVC();

    static unsigned getSubseq();
    static unsigned pcDn[];
    static unsigned pcDn[];
    static regUpCELL register_UpCELL; // latches the selected priority counter cell (0-7)
    private:
        static void resetAllpc();
};
#endif
```

```
CTR (CTR.cpp)
```

```
/******************************
* CTR - INVOLUNTARY PRIORITY COUNTER subsystem
               John Pultorak
   AUTHOR:
               10/25/02
   DATE:
* FILE:
               CTR.cpp
  NOTES: see header file.
 ************************
* /
#include "CTR.h"
#include "INT.h"
#include "BUS.h"
#include "SEQ.h"
regUpCELL CTR::register_UpCELL; // latches the selected priority counter cell (0-7 (decimal))
regDnCELL CTR::register_DnCELL; // latches the selected priority counter cell (0-7 (decimal))
unsigned CTR::pcUp[8];
unsigned CTR::pcDn[8];
// PRIORITY COUNTERS
// **************
// The interrupt priorities are stored in RPCELL as 1-5, but
// the priority counter priorities are stored as 0-7; this // inconsistency should be fixed, probably. Also, the method
// of address determination for the priority counters needs work
void CTR::resetAllpc()
{
       for(int i=0; i<8; i++) { pcUp[i]=0; pcDn[i]=0; }</pre>
       // priority encoder; outputs 0-7; 0=highest priority (OVCTR), 1=TIME2, 2=TIME1, etc
static bool newPriority = true; // a simulator performance optimization; not in the hardware AGC
unsigned getPriority()
              // simulator optimization; don't recompute priority if the priority inputs haven't
changed
       static unsigned priority = 7; // default (lowest priority)
       if(!newPriority) return priority;
       priority = 7; // default (lowest priority)
       for(int i=0; i<8; i++)
              if(CTR::register_UpCELL.readField(i+1,i+1) |
CTR::register_DnCELL.readField(i+1,i+1))
              {
                     priority = i;
                     break;
              }
       newPriority = false;
       return priority;
}
unsigned CTR::getSubseq()
       unsigned pc = getPriority();
       unsigned upCell = CTR::register_UpCELL.readField(pc+1,pc+1);
       unsigned dnCell = CTR::register_DnCELL.readField(pc+1,pc+1);
```

```
if(upCell == 1 && dnCell == 0)
               return PINCSEL;
       else if(upCell == 0 && dnCell == 1)
               return MINCSEL;
       else
               return NOPSEL;
void CTR::execWP_GENRST()
       register_UpCELL.write(0);
       register_DnCELL.write(0);
       resetAllpc();
void CTR::execWP_WPCTR()
       // transfer cell data into up and down synch registers
       for(int i=0; i<8; i++)
               register_UpCELL.writeField(i+1,i+1,pcUp[i]);
               register_DnCELL.writeField(i+1,i+1,pcDn[i]);
       newPriority=true; // a simulator performance optimization; not in hardware AGC
       // Selected counter address is requested at TP1.
       // Counter address is latched at TP12
void CTR::execRP_RSCT()
       BUS::glbl_READ_BUS = 034 + getPriority();
void CTR::execWP_WOVR()
       unsigned pc = getPriority();
       if(register_UpCELL.readField(pc+1,pc+1))
               pcUp[pc]=0;
       if(register_DnCELL.readField(pc+1,pc+1))
               pcDn[pc]=0;
                       // generate various actions in response to counter overflows:
       \verb|switch(BUS::testOverflow(BUS::glbl_WRITE_BUS)|)|\\
       {
               case POS_OVF: // positive overflow
                       switch(getPriority()) // get the counter
                       case TIME1: CTR::pcUp[TIME2]=1; break; // overflow from TIME1 increments
TIME2
                       case TIME3: INT::rupt[T3RUPT]=1; break; // overflow from TIME3 triggers
T3RUPT
                       case TIME4: INT::rupt[DSRUPT]=1; break; // overflow from TIME4 triggers
DSRUPT
                      break;
               case NEG_OVF: break; // no actions for negative counter overflow
void CTR::execWP_WOVC()
```

DSP (DSP.h)

```
* DSP - DSKY DISPLAY subsystem
   AUTHOR:
              John Pultorak
   DATE:
              9/22/01
* FILE:
              DSP.h
   VERSIONS:
  DESCRIPTION:
     DSKY Display for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
  NOTES:
 ********************
#ifndef DSP_H
#define DSP_H
class DSP
public:
             // DSKY display
             // major mode display
      static char MD1;
      static char MD2;
             // verb display
      static char VD1;
      static char VD2;
             // noun display
      static char ND1;
      static char ND2;
             // R1
      static char R1S;
      static char R1D1;
      static char R1D2;
      static char R1D3;
      static char R1D4;
      static char R1D5;
             // R2
      static char R2S;
      static char R2D1;
      static char R2D2;
      static char R2D3;
      static char R2D4;
      static char R2D5;
             // R3
      static char R3S;
      static char R3D1;
      static char R3D2;
      static char R3D3;
      static char R3D4;
      static char R3D5;
             // These flags control the sign; if both bits are 0 or 1, there is no sign.
             // Otherwise, the sign is set by the selected bit.
      static unsigned R1SP;
      static unsigned R1SM;
      static unsigned R2SP;
      static unsigned R2SM;
      static unsigned R3SP;
      static unsigned R3SM;
```

```
// verb/noun flash
static unsigned flash;
static void clearOutO();
static char signConv(unsigned p, unsigned m);
static char outConv(unsigned in);
static void decodeRelayWord(unsigned in);
};
#endif
```

DSP (DSP.cpp)

```
* DSP - DSKY DISPLAY subsystem
* AUTHOR:
* DATE:
               John Pultorak
              9/22/01
 * FILE:
              DSP.cpp
 * NOTES: see header file.
 ***********************
* /
#include "DSP.h"
#include <string.h>
#include <iostream.h>
#include <stdio.h>
bool dskyChanged = false; // true when DSKY display changes
       // major mode display
char DSP::MD1=0;
char DSP::MD2=0;
       // verb display
char DSP::VD1=0;
char DSP::VD2=0;
       // noun display
char DSP::ND1=0;
char DSP::ND2=0;
char DSP::R1S=0;
char DSP::R1D1=0;
char DSP::R1D2=0;
char DSP::R1D3=0;
char DSP::R1D4=0;
char DSP::R1D5=0;
      // R2
char DSP::R2S=0;
char DSP::R2D1=0;
char DSP::R2D2=0;
char DSP::R2D3=0;
char DSP::R2D4=0;
char DSP::R2D5=0;
      // R3
char DSP::R3S=0;
char DSP::R3D1=0;
char DSP::R3D2=0;
char DSP::R3D3=0;
char DSP::R3D4=0;
char DSP::R3D5=0;
       // These flags control the sign; if both bits are 0 or 1, there is no sign.
       \ensuremath{//} Otherwise, the sign is set by the selected bit.
unsigned DSP::R1SP=0;
unsigned DSP::R1SM=0;
unsigned DSP::R2SP=0;
unsigned DSP::R2SM=0;
unsigned DSP::R3SP=0;
unsigned DSP::R3SM=0;
       // flag controls 1 Hz flash of verb and noun display
unsigned DSP::flash = 0; // 0=flash off, 1=flash on
void DSP::clearOut0()
       MD1 = MD2 = ' ';
VD1 = VD2 = ' ';
                        // major mode display
// verb display
```

```
ND1 = ND2 = ' ';
                            // noun display
       R1S = R1D1 = R1D2 = R1D3 = R1D4 = R1D5 = ' ';
R2S = R2D1 = R2D2 = R2D3 = R2D4 = R2D5 = ' ';
                                                             // R1
                                                             // R2
       R3S = R3D1 = R3D2 = R3D3 = R3D4 = R3D5 = ' ';
                                                             // R3
       R1SP = R1SM = 0;
       R2SP = R2SM = 0;
       R3SP = R3SM = 0;
}
char DSP::signConv(unsigned p, unsigned m)
{
       if(p && !m)
               return '+';
       else if(m && !p)
               return '-';
       else
               return ' ';
}
char DSP::outConv(unsigned in)
       switch(in)
       case 000:
                      return ' ';
                      return '0';
       case 025:
                      return '1';
       case 003:
       case 031:
                      return '2';
       case 033:
                      return '3';
       case 017:
                      return '4';
                      return '5';
       case 036:
                      return '6';
       case 034:
       case 023:
                      return '7';
                      return '8';
       case 035:
                      return '9';
       case 037:
       return ' '; // error
}
void DSP::decodeRelayWord(unsigned in)
       unsigned charSelect = (in & 074000) >> 11;
                                                           // get bits 15-12
                             = (in & 02000) >> 10; // get bit 11
= (in & 01740) >> 5; // get bits 10-6
       unsigned bl1
       unsigned bHigh
       unsigned bLow
                              = in & 037;
       //************
#ifdef NOTDEF
       char buf[80];
    sprintf(buf, "bits15-12: %02o, Bit11: %01o, bits10-6: %02o, bits5-1: %02o",
              charSelect, bl1, bHigh, bLow);
       cout << buf << endl;</pre>
#endif
       dskyChanged = true;
       switch(charSelect)
       case 013:
                       MD1 = outConv(bHigh); MD2 = outConv(bLow); break;
                       VD1 = outConv(bHigh); VD2 = outConv(bLow); flash = b11; break;
       case 012:
       case 011:
                      ND1 = outConv(bHigh); ND2 = outConv(bLow); break;
       case 010:
                                                                     R1D1 = outConv(bLow); break;
       // UPACT not implemented
                       R1SP = b11; R1S = signConv(R1SP, R1SM);
       case 007:
                       R1D2 = outConv(bHigh);
                       R1D3 = outConv(bLow); break;
       case 006:
                       R1SM = b11; R1S = signConv(R1SP, R1SM);
                       R1D4 = outConv(bHigh);
                       R1D5 = outConv(bLow); break;
       case 005:
                       R2SP = b11; R2S = signConv(R2SP, R2SM);
                       R2D1 = outConv(bHigh);
                       R2D2 = outConv(bLow); break;
```

```
INP (INP.h)
```

```
/**********************************
* INP - INPUT REGISTER subsystem
   AUTHOR:
               John Pultorak
   DATE:
               9/22/01
   FILE:
               INP.h
   VERSIONS:
   DESCRIPTION:
     Input Registers for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 ********************
#ifndef INP_H
#define INP_H
#include "reg.h"
class regIn0 : public reg
public:
      regIn0(): reg(16, "%06o") { }
};
class regIn1 : public reg
public:
      regIn1() : reg(16, "%060") { }
class regIn2 : public reg
public:
       regIn2() : reg(16, "%060") { }
class regIn3 : public reg
public:
      regIn3() : reg(16, "%060") { }
class INP
public:
       static void execRP_RA4();
       static void execRP_RA5();
static void execRP_RA6();
       static void execRP_RA7();
       static regIn0 register_IN0; // input register 0
       static regIn1 register_IN1; // input register 1
       static regIn2 register_IN2; // input register 2 static regIn3 register_IN3; // input register 3
};
#endif
```

```
INP (INP.cpp)
```

```
* INP - INPUT REGISTER subsystem
   AUTHOR:
                 John Pultorak
   DATE:
                 9/22/01
 * FILE:
                INP.cpp
 * NOTES: see header file.
 ***********************
 * /
#include "INP.h"
#include "SEQ.h"
#include "KBD.h"
#include "MON.h"
#include "BUS.h"
regIn0 INP::register_IN0; // input register 0
regIn1 INP::register_IN1; // input register 1 regIn2 INP::register_IN2; // input register 2 regIn3 INP::register_IN3; // input register 3
void INP::execRP_RA4()
                // Sample the state of the inputs at the moment the
                // read pulse is asserted. In the {\tt H/W} implementation,
                \ensuremath{//} register 0 is a buffer, not a latch.
        register_INO.writeField(5,1,KBD::kbd);
       register_INO.writeField(6,6,0); // actually should be keypressed strobe register_INO.writeField(14,14,MON::SA);
        register_INO.clk();
        BUS::glbl_READ_BUS = register_IN0.read();
}
void INP::execRP RA5()
       BUS::glbl_READ_BUS = register_IN1.read();
void INP::execRP_RA6()
{
        BUS::glbl_READ_BUS = register_IN2.read();
}
void INP::execRP_RA7()
       BUS::glbl_READ_BUS = register_IN3.read();
```

```
INT (INT.h)
/*****************************
* INT - PRIORITY INTERRUPT subsystem
   AUTHOR:
               John Pultorak
   DATE:
                9/22/01
   FILE:
                INT.h
   VERSIONS:
   DESCRIPTION:
     Priority Interrupts for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
      Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 *******************
#ifndef INT_H
#define INT_H
#include "reg.h"
enum ruptAddress {
              // Addresses for service routines of vectored interrupts
                             =02004,
                                           // option 1: overflow of TIME 3
       T3RUPT ADDR
                                            // option 2: error signal
       ERRUPT_ADDR
                             =02010,
                                            // option 3: telemetry end pulse or TIME 4 overflow
       DSRUPT_ADDR
                             =02014,
                                   // option 4: activity from MARK, keyboard, or tape reader
       KEYRUPT_ADDR
                      =02020,
};
enum ruptNumber {
              // Option number (selects rupt priority cell)
               // NOTE: the priority cells (rupt[]) are indexed 0-4, but stored in the
               // RPCELL register as 1-5; (0 in RPCELL means no interrupt) =0, // option 1: overflow of TIME 3
       T3RUPT
       ERRUPT
                      =1,
                            // option 2: error signal
                            // option 3: telemetry end pulse or TIME 4 overflow
// option 4: activity from MARK, keyboard, or tape reader
                      =2,
       DSRUPT
       KEYRUPT
                      =3,
};
class regRPCELL : public reg
public:
       regRPCELL() : reg(5, "%02o") { }
// also inhibits additional interrupts while an interrupt is being processed
class regINHINT1 : public reg
public:
       regINHINT1() : reg(1, "%01o") { }
};
class regINHINT : public reg
public:
       regINHINT() : reg(1, "%01o") { }
class INT
public:
       friend class CLK;
       friend class MON;
       static void execRP_RRPA();
```

```
static void execWP_GENRST();
static void execWP_RPT();
static void execWP_KRPT();
static void execWP_KRPT();
static void execWP_CLRP();
static void execWP_WOVI();
static void execWP_UTINH();
static void execWP_INH();
static void execWP_CLINH();
static void execWP_CLINH();
static bool IRQ(); // returns true if an interrupt is requested
static unsigned rupt[];

private:
    static void resetAllRupt();
    static unsigned getPriorityRupt();

static regRPCELL register_RPCELL; // latches the selected priority interrupt vector (1-5)
    static regINHINT1 register_INHINT1; // inhibits interrupts for 1 instruction (on WOVI)
    static regINHINT register_INHINT; // inhibits interrupts on INHINT, reenables on RELINT
};
#endif
```

```
INT (INT.cpp)
/*****************************
 * INT - PRIORITY INTERRUPT subsystem
                 John Pultorak
   AUTHOR:
                 9/22/01
   DATE:
 * FILE:
                 INT.cpp
 * NOTES: see header file.
 ************************
 * /
#include "INT.h"
#include "SEQ.h"
#include "BUS.h"
regRPCELL INT::register_RPCELL; // latches the selected priority interrupt vector (1-5)
regINHINT1 INT::register_INHINT1; // inhibits interrupts for 1 instruction (on WOVI)
regINHINT INT::register_INHINT; // inhibits interrupts on INHINT, reenables on RELINT
// NOTE: the priority cells (rupt[]) are indexed 0-4, but stored in the
// RPCELL register as 1-5; (0 in RPCELL means no interrupt)
unsigned INT::rupt[5];
bool INT::IRQ()
                                                                                 // if interrupt
        if(
               INT::getPriorityRupt()
requested
                && INT::register RPCELL.read() == 0
                                                                // and interrupt not currently being
serviced
                && INT::register_INHINT1.read() == 0 // and interrupt not inhibited for 1
instruction
                && INT::register_INHINT.read() == 0) // and interrupts enabled (RELINT)
                return true;
        return false;
}
void INT::resetAllRupt()
{
        for(int i=0; i<5; i++) { rupt[i]=0; }</pre>
        // interrupt vector; outputs 1-5 (decimal) == vector; 0 == no interrupt
unsigned INT::getPriorityRupt()
        for(int i=0; i<5; i++) { if(rupt[i]) return i+1; }</pre>
        return 0;
void INT::execRP_RRPA()
        BUS::glbl_READ_BUS = 02000 + (register_RPCELL.read() << 2);</pre>
}
        // latches the selected priority interrupt vector (1-5)
        // also inhibits additional interrupts while an interrupt is being processed
void INT::execWP_GENRST()
        register_RPCELL.write(0);
        register_INHINT.write(1);
       resetAllRupt();
}
void INT::execWP_RPT()
```

```
register_RPCELL.write(INT::getPriorityRupt());
void INT::execWP_KRPT()
{
       INT::rupt[register_RPCELL.read()-1] = 0;
void INT::execWP_CLRP()
       register_RPCELL.write(0);
       // INHINT1: inhibits interrupts for 1 instruction (on WOVI)
void INT::execWP_WOVI()
       if(BUS::testOverflow(BUS::glbl_WRITE_BUS) != NO_OVF)
              register_INHINT1.write(1);
void INT::execWP_CLINH1()
       register_INHINT1.write(0);
       // INHINT: inhibits interrupts on INHINT, reenables on RELINT
void INT::execWP_INH()
       register_INHINT.write(1);
void INT::execWP_CLINH()
       register_INHINT.write(0);
```

ISD (ISD.h)

```
* ISD - INSTRUCTION SUBSEQUENCE DECODER subsystem
* AUTHOR:
             John Pultorak
  DATE:
             9/22/01
* FILE:
             ISD.h
  VERSIONS:
 * DESCRIPTION:
    Instruction Subsequence Decoder for the Block 1 Apollo Guidance Computer
    prototype (AGC4).
  SOURCES:
    Mostly based on information from "Logical Description for the Apollo
    Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
    Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
#ifndef ISD_H
#define ISD_H
#include "SEQ.h"
#include "CTR.h"
// INSTRUCTION SUBSEQUENCE DECODER
#ifdef NOTDEF
class ISD
public:
      static subseq instructionSubsequenceDecoder();
      static char* ISD::subseqString[];
\rm \not \#end \it if
#endif
```

```
ISD (ISD.cpp)
```

```
* ISD - INSTRUCTION SUBSEQUENCE DECODER subsystem
*
   AUTHOR:
               John Pultorak
  DATE:
               9/22/01
* FILE:
               ISD.cpp
 * NOTES: see header file.
 ***********************
#include "ISD.h"
#ifdef NOTDEF
char* ISD::subseqString[] =
{
       "TC0",
       "CCS0",
       "CCS1",
       "NDX0",
       "NDX1",
       "RSM3",
       "XCH0",
       "CS0",
       "TS0",
       "AD0"
       "MASK0",
       "MP0",
       "MP1",
       "MP3",
       "DV0",
       "DV1",
       "SU0",
       "RUPT1",
       "RUPT3",
       "STD2",
       "PINCO",
       "MINCO",
       "SHINCO",
       "NO_SEQ"
};
subseq ISD::instructionSubsequenceDecoder()
              // Combinational logic decodes instruction and the stage count
              // to get the instruction subsequence.
       static subseq decode[16][4] = {
                          RUPT1,
                                                         RUPT3 }, // 00
              TC0,
                                           STD2.
                            CCS1,
                                                         NO_SEQ }, // 01
RSM3 }, // 02
NO_SEQ }, // 03
              CCS0,
                                         NO_SEQ,
              NDX0,
                            NDX1,
                                           NO_SEQ,
                           NO_SEQ,
                                          STD2,
              XCH0,
                                                         NO_SEQ }, // 04
              NO_SEQ,
                            NO_SEQ,
                                           NO_SEQ,
                                                          NO_SEQ
                                                                 }, // 05
              NO_SEQ,
                            NO_SEQ,
                                           NO_SEQ,
                                                          NO_SEQ
              NO_SEQ,
                            NO_SEQ,
                                           NO_SEQ,
                                                                 j, // 06
              NO_SEQ,
                            NO_SEQ,
                                          NO_SEQ,
                                                          NO_SEQ
                                                                 }, // 07
                            NO_SEQ,
                                                         NO_SEQ }, // 10
              NO_SEQ,
                                          NO_SEQ,
                                                         MP3 }, // 11
NO_SEQ }, // 12
NO_SEQ }, // 13
                            MP1,
              MP0,
                                         NO_SEQ,
                                         STD2,
STD2,
              DV0,
                            DV1,
                            NO_SEQ,
              SUO,
              CS0,
                            NO_SEQ,
                                           STD2,
                                                         NO_SEQ }, // 14
                                                         NO_SEQ }, // 15
NO_SEQ }, // 16
NO_SEQ } // 17
              TS0,
                            NO_SEQ,
                                         STD2,
                                          STD2,
                            NO_SEQ,
              AD0,
                            NO_SEQ,
              MASK0,
                                          STD2,
       };
       switch(CTR::getSubseq())
       case PINCSEL: return PINCO;
```

```
case MINCSEL: return MINCO;
    default: return decode[SEQ::register_SQ.read()][SEQ::register_STB.read()];
}
#endif
```

KBD (KBD.h)

```
* KBD - DSKY KEYBOARD subsystem
   AUTHOR:
              John Pultorak
   DATE:
              9/22/01
 * FILE:
              KBD.h
   VERSIONS:
   DESCRIPTION:
     DSKY Keyboard for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 *******************
#ifndef KBD_H
#define KBD_H
enum keyInType {
       // DSKY keyboard input codes: Taken from E-1574, Appendix 1
       // These codes enter the computer through bits 1-5 of INO.
       // The MSB is in bit 5; LSB in bit 1. Key entry generates KEYRUPT.
KEYIN_NONE =0, // no key depressed**
       KEYIN NONE
      KEYIN_0
                                   =020,
       KEYIN_1
                                   =001,
       KEYIN_2
                                   =002,
       KEYIN_3
                                   =003,
                                   =004,
      KEYIN_4
       KEYIN_5
                                   =005,
       KEYIN_6
                                   =006,
      KEYIN 7
                                   =007,
                                   =010,
      KEYIN 8
      KEYIN 9
                                  =011,
       KEYIN_VERB
                                  =021,
       KEYIN_ERROR_RESET
                                  =022,
      KEYIN_KEY_RELEASE
                                  =031,
       KEYIN_PLUS
                                  =032,
      KEYIN_MINUS
                                  =033,
      KEYIN_ENTER
                                  =034,
      KEYIN_CLEAR
KEYIN_NOUN
                                  =036,
                                   =037.
};
class KBD
public:
       static keyInType kbd; // latches the last key entry from the DSKY
       static void keypress(keyInType c);
};
#endif
```

KBD (KBD.cpp)

```
MBF (MBF.h)
/***********************************
* MBF - MEMORY BUFFER REGISTER subsystem
   AUTHOR:
               John Pultorak
   DATE:
               9/22/01
   FILE:
               MBF.h
   VERSIONS:
   DESCRIPTION:
     Memory Buffer Register for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 *******************
#ifndef MBF_H
#define MBF_H
#include "reg.h"
class regG : public reg
public:
              // all memory bits except bit 15 (parity)
      // bit 15 is not used, so ignore it.
regG() : reg(16, "%060") { }
class MBF
public:
       static void execWP_GENRST();
       static void execRP_RG();
      static void execRP_WE();
       static void execWP_WGn();
       static void execWP_WGx();
       static void execWP_W20();
static void execWP_W21();
       static void execWP_W22();
       static void execWP_W23();
      static void execWP_SBWG();
              // Bit 15 (parity) is kept in a separate register in PAR
              // because it is independently loaded.
       static regG register_G; // memory buffer register (except for bit 15)
       static unsigned conv_RG[];
       static unsigned conv_WGn[];
       static unsigned conv_W20[];
```

#endif

};

static unsigned conv_W21[];
static unsigned conv_W22[];
static unsigned conv_W23[];
static unsigned conv_SBWG[];
static unsigned conv_WE[];

```
MBF (MBF.cpp)
/***************************
* MBF - MEMORY BUFFER REGISTER subsystem
   AUTHOR:
               John Pultorak
               9/22/01
   DATE:
 * FILE:
               MBF.cpp
 * NOTES: see header file.
 **********************
* /
#include "MBF.h"
#include "SEQ.h"
#include "ADR.h"
#include "BUS.h"
#include "PAR.h"
#include "MEM.h"
       // The actual bit 15 of register_G is not used.
                      // memory buffer register (except bit 15: parity)
regG MBF::register_G;
unsigned MBF::conv_RG[] =
      SG, SG, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1 };
unsigned MBF::conv_SBWG[] =
      SGM, BX, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1 };
unsigned MBF::conv_WE[] =
      BX, SG, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1 };
unsigned MBF::conv_W20[] =
      B1, BX, SG, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2 };
unsigned MBF::conv_W21[] =
       SG, BX, SG, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2 };
unsigned MBF::conv_W22[] = { B14, BX, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1, SG };
unsigned MBF::conv_W23[] =
     SG, BX, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1, SG };
void MBF::execWP_GENRST()
      register_G.write(0);
void MBF::execRP_RG()
       if(ADR::GTR 17())
       {
              BUS::glbl_READ_BUS = register_G.shiftData(0, register_G.read(), MBF::conv_RG);
}
```

// Write G into memory; shift the sign to bit 15; parity is written from the

MEM::MEM_DATA_BUS = (register_G.shiftData(0, MBF::register_G.read(), MBF::conv_WE));

void MBF::execRP_WE()

}

// PAR subsystem

```
void MBF::execWP_WGn()
        register_G.write(BUS::glbl_WRITE_BUS);
void MBF::execWP_WGx()
                 \ensuremath{//} This is only used in PINC, MINC, and SHINC. Does not clear \ensuremath{\mathtt{G}}
                 // register; writes (ORs) into G from RWBus and writes into parity
                 // from 1-15 generator. The sequence calls CLG in a previous TP to // reset G to zero, so the OR operation can be safely eliminated
                 // from my implementation of the design.
        register_G.write(BUS::glbl_WRITE_BUS);
void MBF::execWP_W20()
        register_G.writeShift(BUS::glbl_WRITE_BUS, MBF::conv_W20);
void MBF::execWP_W21()
        register_G.writeShift(BUS::glbl_WRITE_BUS, MBF::conv_W21);
void MBF::execWP_W22()
        register_G.writeShift(BUS::glbl_WRITE_BUS, MBF::conv_W22);
void MBF::execWP_W23()
        register_G.writeShift(BUS::glbl_WRITE_BUS, MBF::conv_W23);
void MBF::execWP_SBWG()
        register_G.writeShift(MEM::MEM_DATA_BUS, MBF::conv_SBWG);
}
```

MEM (MEM.h)

```
/*****************************
* MEM - ERASEABLE/FIXED MEMORY subsystem
              John Pultorak
   AUTHOR:
              9/26/02
   DATE:
   FILE:
              MEM.h
   VERSIONS:
   DESCRIPTION:
     Eraseable & Fixed Memory for the Block 1 Apollo Guidance Computer
     prototype (AGC4).
   SOURCES:
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
 ******************
#ifndef MEM_H
#define MEM_H
#include "reg.h"
#define NUMFBANK 12 // number of 1024 word fixed memory banks
class regEMEM : public reg
public:
      regEMEM() : reg(16, "%06o") { }
      regEMEM& operator= (const unsigned& r) { write(r); return *this; }
};
class regFMEM : public reg
public:
      regFMEM() : reg(16, "%060") { }
      regFMEM& operator= (const unsigned& r) { write(r); return *this; }
};
class MEM
public:
       static void execWP_WE();
      static void execRP_SBWG();
       static regEMEM register_EMEM[]; // erasable memory
       static regFMEM register_FMEM[]; // fixed memory
       static unsigned MEM_DATA_BUS;
                                   // data lines: memory bits 15-1
       static unsigned MEM_PARITY_BUS; // parity line: memory bit 16
       static unsigned readMemory();
      static void writeMemory(unsigned data);
              // The following functions are used in the simulator,
              // but are implemented in the AGC design.
       static unsigned readMemory(unsigned address);
       static void writeMemory(unsigned address, unsigned data);
};
```

```
MEM (MEM.cpp)
```

```
/******************************
* MEM - ERASEABLE/FIXED MEMORY subsystem
               John Pultorak
   AUTHOR:
               9/26/02
   DATE:
* FILE:
               MEM.cpp
 * NOTES: see header file.
 ************************
#include "MEM.h"
#include "ADR.h"
#include "stdlib.h"
regEMEM MEM::register_EMEM[1024];
                                          // erasable memory
regFMEM MEM::register_FMEM[1024*(NUMFBANK+1)];
                                              // fixed memory (lowest 1024 words ignored)
unsigned MEM::MEM_DATA_BUS = 0;
                                           // data lines: memory bits 15-1
unsigned MEM::MEM_PARITY_BUS = 0;
                                          // parity line: memory bit 16
void MEM::execWP_WE()
              // Write into memory; parity bit in bit 16
       writeMemory( (MEM_PARITY_BUS << 15) | MEM_DATA_BUS );</pre>
}
void MEM::execRP_SBWG()
{
       MEM_DATA_BUS = readMemory() & 0077777; // everything except parity
       MEM_PARITY_BUS = (readMemory() & 0100000) >> 15; // parity bit only
}
unsigned MEM::readMemory()
              // Return memory value addressed by lower 10 bits of the S register (1K) and the
              // bank decoder (which selects the 1K bank)
       unsigned lowAddress = ADR::register_S.readField(10,1);
       if(ADR::bankDecoder() == 0)
              return MEM::register_EMEM[lowAddress].read();
       unsigned highAddress = ADR::bankDecoder() << 10;</pre>
       return MEM::register_FMEM[highAddress | lowAddress].read();
}
void MEM::writeMemory(unsigned data)
              // Write into erasable memory addressed by lower 10 bits of the S register (1K)
              // and the bank decoder (which selects the 1K bank)
       unsigned lowAddress = ADR::register_S.readField(10,1);
       if(ADR::bankDecoder() == 0)
              MEM::register_EMEM[lowAddress].write(data);
              MEM::register_EMEM[lowAddress].clk(); // not a synchronous FF, so execute
immediately *********
unsigned MEM::readMemory(unsigned address)
              // Address is 14 bits. This function is used by the simulator for examining
              // memory; it is not part of the AGC design.
       unsigned lowAddress = address & 01777;
       unsigned bank = (address & 036000) >> 10;
       if(bank == 0)
              return MEM::register_EMEM[lowAddress].read();
```

```
unsigned highAddress = bank << 10;
      return MEM::register_FMEM[highAddress | lowAddress].read();
void MEM::writeMemory(unsigned address, unsigned data)
              // Address is 14 bits. This function is used by the simulator for depositing into
             // memory; it is not part of the AGC design. This function is also used to
      // initialize fixed memory.
      unsigned lowAddress = address & 01777;
      unsigned bank = (address & 036000) >> 10;
      if(bank == 0)
             if(lowAddress > 1024)
             {
                    cout << "Error: Eraseable address=" << lowAddress << endl;</pre>
                    exit(0);
             MEM::register_EMEM[lowAddress].write(data);
             MEM::register_EMEM[lowAddress].clk(); // execute immediately
      else
             unsigned highAddress = bank << 10;</pre>
             if((highAddress | lowAddress) >= 1024*(NUMFBANK+1))
                    cout << "Error: Fixed address=" << (highAddress | lowAddress) << endl;</pre>
             }
             MEM::register_FMEM[highAddress | lowAddress].write(data);
             MEM::register_FMEM[highAddress | lowAddress].clk(); // execute immediately
      }
}
```

MON (MON.h)

```
* MON - AGC MONITOR subsystem
   AUTHOR:
               John Pultorak
   DATE:
               9/22/01
   FILE:
               MON.h
   VERSIONS:
   DESCRIPTION:
     AGC Monitor for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 *******************
#ifndef MON_H
#define MON_H
class MON
public:
       static void displayAGC();
       static char* MON::clkTypestring[];
                            PURST; // power up reset
RUN; // run/halt switch
       static unsigned
       static unsigned
       static unsigned
                            STEP;
                                   // single step switch
                            INST; // single step switch
INST; // instruction/sequence step select switch
FCLK; // clock mode (0=single (manual) clock, 1=continuous clock)
       static unsigned
       static unsigned
                                    // "standby allowed" SW;
       static unsigned
                            SA;
                                    // 0=NO (full power), 1=YES (low power)
       static unsigned
                            SCL_ENAB;
                                           // "scaler enabled" SW; 0=NO (scaler halted), 1=YES
                                           (scaler running)
};
#endif
```

MON (MON.cpp)

```
/******************************
* MON - AGC MONITOR subsystem
*
                John Pultorak
   AUTHOR:
                9/22/01
   DATE:
 * FILE:
               MON.cpp
 * NOTES: see header file.
 ************************
* /
#include "MON.h"
#include "TPG.h"
#include "MON.h"
#include "SCL.h"
#include "SEQ.h"
#include "INP.h"
#include "OUT.h"
#include "BUS.h"
#include "DSP.h"
#include "ADR.h"
#include "PAR.h"
#include "MBF.h"
#include "MEM.h"
#include "CTR.h"
#include "INT.h"
#include "KBD.h"
#include "CRG.h"
#include "ALU.h"
#include "CPM.h"
#include "ISD.h"
#include "CLK.h"
                             // power up reset; initially high at startup
// run/halt switch
unsigned MON::PURST=1;
unsigned MON::RUN=0;
                             // single step switch
unsigned MON::STEP=0;
unsigned MON::INST=1;
                             // instruction/sequence step select switch
                             // clock mode
unsigned MON::FCLK=0;
                             // "standby allowed" SW; 0=NO (full power), 1=YES (low power)
unsigned MON::SA=0;
                             // "scaler enabled" SW; 0=NO (scaler halted), 1=YES (scaler
unsigned MON::SCL_ENAB=1;
running)
void MON::displayAGC()
{
       char buf[100];
       cout << "AGC4 SIMULATOR 1.16 -----" << endl;
       sprintf(buf, "TP: %-5s F17:%1d F13:%1d F10:%1d SCL:%06o",
               TPG::tpTypestring[TPG::register_SG.read()],
               SCL::register_F17.read(), SCL::register_F13.read(), SCL::register_F10.read(),
               SCL::register_SCL.read());
    cout << buf << endl;</pre>
       sprintf(buf, "
                         STA:%010 STB:%010 BR1:%010 BR2:%010 SNI:%010 CI:%010
LOOPCTR:%01o",
               SEQ::register_STA.read(), SEQ::register_STB.read(),
SEQ::register_BR1.read(), SEQ::register_BR2.read(),
               SEQ::register_SNI.read(), ALU::register_CI.read(), SEQ::register_LOOPCTR.read());
       cout << buf << endl;</pre>
       sprintf(buf, " RPCELL: %050 INH1: %010 INH: %010 UpCELL: %030 DnCELL: %030 SQ: %020 %-6s
%-6s",
               INT::register_RPCELL.read(), INT::register_INHINT1.read(),
INT::register_INHINT.read(),
               CTR::register_UpCELL.read(), CTR::register_DnCELL.read(),
               SEQ::register_SQ.read(), SEQ::instructionString[SEQ::register_SQ.read()],
               CPM::subseqString[SEQ::glbl_subseq]);
       cout << buf << endl;</pre>
       sprintf(buf, " CP:%s", SEQ::getControlPulses());
       cout << buf << endl;</pre>
```

```
// For the G register, bit 15 comes from register G15; the other bits (16, 14-1)
come
              // from register G.
                     S: %04o G:%06o P:%06o (r)RUN:%1d (p)PURST:%1d
       sprintf(buf, "
(F2,F4)FCLK:%1d",
              ADR::register_S.read(),
              (MBF::register_G.read() & 0137777) | (PAR::register_G15.read() << 14),
              PAR::register_P.read(),
              MON::RUN, MON::PURST, MON::FCLK);
       cout << buf << endl;</pre>
                       RBU:%06o WBU:%06o P2:%01o
       sprintf(buf, "
                                                         (s)STEP:%1d"
              BUS::glbl_READ_BUS & 0177777, BUS::glbl_WRITE_BUS & 0177777,
PAR::register_P2.read(), MON::STEP);
       cout << buf << endl;</pre>
       char parityAlm = ' ';
       if(PAR::register_PALM.read()) parityAlm = '*';
                         B:%06o
                                          CADR: %06o (n) INST: %1d
                                                                     PALM:[%c]".
              ALU::register_B.read(), ADR::getEffectiveAddress(), MON::INST, parityAlm);
       cout << buf << endl;</pre>
       sprintf(buf, "
                        X:%06o Y:%06o U:%06o (a)SA :%1d",
              ALU::register_X.read(), ALU::register_Y.read(), ALU::register_U.read(), MON::SA);
       cout << buf << endl;</pre>
       cout << endl;</pre>
       sprintf(buf, "00 A:%060 15 BANK:%020 36 TIME1:%060 53 OPT Y:%060",
              CRG::register_A.read(), ADR::register_BNK.read(), MEM::readMemory(036),
MEM::readMemory(053));
       cout << buf << endl;</pre>
       sprintf(buf, "01 Q:%060 16 RELINT:%6s 37 TIME3:%060 54 TRKR X:%060",
              CRG::register_Q.read(),"", MEM::readMemory(037), MEM::readMemory(054));
       cout << buf << endl;</pre>
       sprintf(buf, "02 Z:%060 17 INHINT:%6s 40 TIME4:%060 55 TRKR Y:%060",
             CRG::register_Z.read(),"", MEM::readMemory(040), MEM::readMemory(055));
       cout << buf << endl;
       sprintf(buf, "03 LP:%060
                                 20 CYR:%06o 41 UPLINK:%06o
                                                                  56 TRKR Z:%06o",
              CRG::register_LP.read(), MEM::readMemory(020), MEM::readMemory(041),
MEM::readMemory(056));
      cout << buf << endl;</pre>
       sprintf(buf, "04 IN0:%060 21 SR:%060 42 OUTCR1:%060",
              INP::register_INO.read(), MEM::readMemory(021), MEM::readMemory(042));
       cout << buf << endl;</pre>
       char progAlm = ' ';
       if(OUT::register_OUT1.read() & 0400) progAlm = '*';
       char compFail = ' '; // also called 'check fail' and 'oper err'
       if(OUT::register_OUT1.read() & 0100) compFail = '*';
       char keyRels = ' ';
       if(OUT::register_OUT1.read() & 020) keyRels = '*';
       char upTl = ' ';
       if(OUT::register_OUT1.read() & 004) upTl = '*';
       char comp = ' '; // also called comp acty
       if(OUT::register_OUT1.read() & 001) comp = '*';
       CF:[%c%c]:KR [%c]:PA",
              compFail, keyRels, progAlm);
       cout << buf << endl;
                                       SL:%06o 44 PIPA X:%06o",
       sprintf(buf, "06 IN2:%060 23
              INP::register_IN2.read(), MEM::readMemory(023), MEM::readMemory(044));
       cout << buf << endl;</pre>
       sprintf(buf, "07 IN3:%060 24 ZRUPT:%060 45 PIPA Y:%060
                                                                    A:[%c%c] M:[%c%c]",
              INP::register_IN3.read(), MEM::readMemory(024), MEM::readMemory(045),
```

```
upTl, comp, DSP::MD1, DSP::MD2);
cout << buf << endl;</pre>
char fc = ' '; if(DSP::flash) fc = '*'; sprintf(buf, "10 OUT0: 25 BRUPT
                               25 BRUPT: %060 46 PIPA Z: %060 V: [%c%c] N: [%c%c] %c",
       MEM::readMemory(025), MEM::readMemory(046),
       DSP::VD1, DSP::VD2, DSP::ND1, DSP::ND2, fc);
cout << buf << endl;</pre>
sprintf(buf, "11 OUT1:%060 26 ARUPT:%060 47 CDU X:%060
                                                                  R1:[ %c%c%c%c%c%c ]",
       OUT::register_OUT1.read(), MEM::readMemory(026), MEM::readMemory(047),
       DSP::R1S, DSP::R1D1, DSP::R1D2, DSP::R1D3, DSP::R1D4, DSP::R1D5);
cout << buf << endl;
sprintf(buf, "12 OUT2:%060 27 QRUPT:%060 50 CDU Y:%060
                                                                   R2:[ %c%c%c%c%c%c ]",
       OUT::register_OUT2.read(), MEM::readMemory(027), MEM::readMemory(050),
       DSP::R2S, DSP::R2D1, DSP::R2D2, DSP::R2D3, DSP::R2D4, DSP::R2D5);
cout << buf << endl;
sprintf(buf, "13 OUT3:%060 34 OVCTR:%060 51 CDU Z:%060
                                                                  R3:[ %c%c%c%c%c%c ]",
       OUT::register_OUT3.read(), MEM::readMemory(034), MEM::readMemory(051),
       DSP::R3S, DSP::R3D1, DSP::R3D2, DSP::R3D3, DSP::R3D4, DSP::R3D5);
cout << buf << endl;</pre>
sprintf(buf, "14 OUT4:%060 35 TIME2:%060 52 OPT X:%060",
       OUT::register_OUT4.read(), MEM::readMemory(035), MEM::readMemory(052));
cout << buf << endl;</pre>
```

}

OUT (OUT.h)

```
/***********************************
* OUT - OUTPUT REGISTER subsystem
   AUTHOR:
               John Pultorak
                9/22/01
   DATE:
   FILE:
               OUT.h
   VERSIONS:
   DESCRIPTION:
     Output Registers for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 *******************
#ifndef OUT_H
#define OUT_H
#include "reg.h"
class regOut1 : public reg
public: regOut1() : reg(16, "%060") { }
};
class regOut2 : public reg
public: regOut2() : reg(16, "%060") { }
};
class regOut3 : public reg
public: regOut3() : reg(16, "%060") { }
};
class regOut4 : public reg
public: regOut4() : reg(16, "%060") { }
};
class OUT
public:
       static void execWP_GENRST();
       static void execWP_WA10();
       static void execRP_RA11();
       static void execWP_WA11();
       static void execRP_RA12();
static void execWP_WA12();
       static void execRP_RA13();
       static void execWP_WA13();
       static void execRP_RA14();
       static void execWP_WA14();
       static regOut1 register_OUT1; // output register 1
       static regOut2 register_OUT2; // output register 2 static regOut3 register_OUT3; // output register 3
       static regOut4 register_OUT4; // output register 4
};
#endif
```

```
OUT (OUT.cpp)
```

```
* OUT - OUTPUT REGISTER subsystem
   AUTHOR:
              John Pultorak
  DATE:
              9/22/01
 * FILE:
              OUT.cpp
 * NOTES: see header file.
 ************************
* /
#include "OUT.h"
#include "SEQ.h"
#include "BUS.h"
#include "DSP.h"
#include "ADR.h"
#include "PAR.h"
#include <stdlib.h>
                          // output register 1
// output register 2
regOut1 OUT::register_OUT1;
regOut2 OUT::register_OUT2;
                          // output register 3
regOut3 OUT::register_OUT3;
regOut4 OUT::register_OUT4;
                          // output register 4
// Writing to OUTO loads the selected DSKY display register.
void OUT::execWP_GENRST()
      DSP::clearOut0();
      register_OUT1.write(0);
      register_OUT2.write(0);
void OUT::execWP_WA10()
{
      DSP::decodeRelayWord(BUS::glbl_WRITE_BUS);
void OUT::execRP_RA11()
       BUS::glbl_READ_BUS = register_OUT1.read();
void OUT::execWP_WA11()
      register_OUT1.write(BUS::glbl_WRITE_BUS);
}
void OUT::execRP_RA12()
{
      BUS::glbl_READ_BUS = register_OUT2.read();
void OUT::execWP_WA12()
      register_OUT2.write(BUS::glbl_WRITE_BUS);
```

```
void OUT::execRP_RA13()
{
          BUS::glbl_READ_BUS = register_OUT3.read();
}

void OUT::execWP_WA13()
{
          register_OUT3.write(BUS::glbl_WRITE_BUS);
}

void OUT::execRP_RA14()
{
          BUS::glbl_READ_BUS = register_OUT4.read();
}

void OUT::execWP_WA14()
{
          register_OUT4.write(BUS::glbl_WRITE_BUS);
}
```

```
PAR (PAR.h)
```

```
/**********************************
* PAR - PARITY GENERATION AND TEST subsystem
   AUTHOR:
               John Pultorak
               9/22/01
   DATE:
   FILE:
               PAR.h
   VERSIONS:
   DESCRIPTION:
     Parity Generation and Test for the Block 1 Apollo Guidance Computer
     prototype (AGC4).
   SOURCES:
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
 *************************
#ifndef PAR_H
#define PAR_H
#include "reg.h"
class regG15 : public reg
public:
              // memory buffer register bit 15 (parity) only
      regG15(): reg(1, "%01o") { }
class regP : public reg
public: regP() : reg(16, "%060") { }
class regP2 : public reg
public:
      regP2() : reg(1, "%01o") { }
class regPALM : public reg
public:
          // parity alarm FF (set on TP)
      regPALM() : reg(1, "%01o") { }
class PAR
public:
      static void execRP WE();
       static void execWP_WP();
       static void execWP_WPx();
       static void execWP_WP2();
       static void execWP_RP2();
       static void execWP_GP();
      static void execWP_SBWG();
static void execWP_WGx();
       static void execWP_CLG();
       static void execWP_GENRST();
```

```
PAR (PAR.cpp)
```

```
/*****************************
* PAR - PARITY GENERATION AND TEST subsystem
               John Pultorak
   AUTHOR:
               9/22/01
   DATE:
* FILE:
               PAR.cpp
  NOTES: see header file.
 **********************
* /
#include "PAR.h"
#include "SEQ.h"
#include "BUS.h"
#include "MBF.h"
#include "ADR.h"
#include "MEM.h"
regP PAR::register_P;
regP2 PAR::register_P2;
regG15 PAR::register_G15; // memory buffer register bit 15
regPALM PAR::register_PALM; // PARITY ALARM FF
unsigned PAR::conv_WP[] =
{
      BX, SG, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1
};
void PAR::execRP_WE()
                     // Write parity into memory.
       MEM::MEM_PARITY_BUS = PAR::register_G15.read();
}
       // IMPLEMENTATION NOTE: It has been empirically determined that the following
       // control signals are mutually exclusive (there is never more than one of these
       // generated at any time):
            GP, WGX, RP2, SBWG, CLG
       //
       // NOTE: WP clears register_P before writing into it. Strictly speaking, WPx isn't
       // supposed to clear the register (should OR into the register), but in the counter
       // sequences where WPx is used, register_P is always cleared in the previous TP by
       // asserting WP with default zeroes on the write bus.
void PAR::execWP_WP()
                     // set all bits except parity bit
              register_P.writeShift(BUS::glbl_WRITE_BUS, PAR::conv_WP);
                     // now set parity bit; in the actual AGC, this is
                      // a single operation.
              if(SEQ::isAsserted(RG))
                     register_P.writeField(16, 16, register_G15.read());
              else
                     register_P.writeField(16, 16, 0); // clear parity bit
}
void PAR::execWP_WPx()
                     // set all bits except parity bit
              register_P.writeShift(BUS::glbl_WRITE_BUS, PAR::conv_WP);
                     // now set parity bit; in the actual AGC, this is
                     \ensuremath{//} a single operation.
              if(SEQ::isAsserted(RG))
                     register_P.writeField(16, 16, register_G15.read());
              else
```

```
register_P.writeField(16, 16, 0); // clear parity bit
void PAR::execWP_WP2()
       register_P2.write(gen1_15Parity(register_P.read()));
void PAR::execWP_RP2()
       register_G15.write(register_P2.read());
void PAR::execWP_GP()
       register_G15.write(gen1_15Parity(register_P.read()));
void PAR::execWP_SBWG()
       register_G15.write(MEM::MEM_PARITY_BUS); // load memory bit 16 (parity) into G15
void PAR::execWP_WGx()
              \ensuremath{//} This is only used in PINC, MINC, and SHINC. Does not clear \ensuremath{\mathtt{G}}
              // register; writes (ORs) into G from RWBus and writes into parity
              \ensuremath{//} from 1-15 generator. All done in one operation, although I show
              // it in two steps here. The sequence calls CLG in a previous TP.
       register_G15.write(PAR::gen1_15Parity(register_P.read()));
void PAR::execWP_CLG()
       register_G15.write(0);
void PAR::execWP_GENRST()
       register_PALM.write(0);
void PAR::execWP_TP()
       if(ADR::GTR_27() && genP_15Parity(register_P.read()))
       register_PALM.write(genP_15Parity(register_P.read()));
void PAR::CLR_PALM()
           // asynchronous clear for PARITY ALARM (from MON) \,
       register_PALM.clear();
unsigned PAR::gen1_15Parity(unsigned r)
{
       //check the lower 15 bits of 'r' and return the odd parity;
       //bit 16 is ignored.
       unsigned evenParity =
              return ~evenParity & 1; // odd parity
unsigned PAR::genP_15Parity(unsigned r)
       //check all 16 bits of 'r' and return the odd parity
       unsigned evenParity =
```

```
Registers (reg.h)
#ifndef reg_H
#define reg_H
#include <iostream.h>
#include <string.h>
#include <stdio.h>
class req
public:
       virtual unsigned read() { return mask & slaveVal; }
       virtual void write(unsigned v) { load = true; masterVal = mask & v; }
        // asynchronous clear
       void clear() { slaveVal = 0; }
       \ensuremath{//} load is set when a register is written into.
       void clk() { if(load) slaveVal = masterVal; load = false; }
       unsigned readField(unsigned msb, unsigned lsb); // bitfield numbered n - 1
       void writeField(unsigned msb, unsigned lsb, unsigned v); // bitfield numbered n - 1
        // Write a 16-bit word (in) into the register. Transpose the bits according to
       // the specification (ib).
       void writeShift(unsigned in, unsigned* ib);
        // Return a shifted 16-bit word. Transpose the 'in' bits according to
       // the specification 'ib'. 'Or' the result to out and return the value.
       unsigned shiftData(unsigned out, unsigned in, unsigned* ib);
       unsigned outmask() { return mask; }
protected:
       reg(unsigned s, char* fs)
               : size(s), mask(0), masterVal(0), slaveVal(0), fmtString(fs), load(false)
               { mask = buildMask(size);}
       static unsigned buildMask(unsigned s);
       friend ostream& operator << (ostream& os, const reg& r)</pre>
               { char buf[32]; sprintf(buf, r.fmtString, r.slaveVal); os << buf; return os; }
private:
                       size; // bits
       unsigned
                      masterVal;
       unsigned
                       slaveVal;
       unsigned
       unsigned
                       mask;
       char*
                       fmtString;
                       load;
       reg(); // prevent instantiation of default constructor
};
#endif
```

```
Registers (reg.cpp)
#include "reg.h"
#include <math.h>
#include "BUS.h"
unsigned reg::buildMask(unsigned s)
       unsigned msk = 0;
       for(unsigned i=0; i<s; i++)</pre>
               msk = (msk << 1) | 1;
       return msk;
unsigned reg::readField(unsigned msb, unsigned lsb)
{
       return (slaveVal >> (lsb-1)) & buildMask((msb-lsb)+1);
void reg::writeField(unsigned msb, unsigned lsb, unsigned v)
       load = true;
       unsigned fmask = buildMask((msb-lsb)+1) << (lsb-1);</pre>
       v = (v << (lsb-1)) \& fmask;
       masterVal = (masterVal &(~fmask)) | v;
}
void reg::writeShift(unsigned in, unsigned* ib)
       load = true;
       unsigned out = masterVal;
               // iterate through each bit of the output word, copying in bits from the input
               // word and transposing bit position according to the specification (ib)
       for(unsigned i=0; i<16; i++)</pre>
               if(ib[i] == BX) continue; // BX is 'don't care', so leave it alone
                       // zero the output bit at 'ob', where ob specifies a bit
                       // position (numbered 16-1, where 1 is lsb)
               unsigned ob = 16-i;
               unsigned obmask = 1 << (ob - 1); // create mask for output bit
               out &= ~obmask;
               if(ib[i] == D0) continue; // D0 is 'force the bit to zero'
                       // copy input bit ib[i] to output bit 'ob', where ib and ob
                       // specify bit positions (numbered 16-1, where 1 is 1sb)
               unsigned ibmask = 1 << (ib[i] - 1); // create mask for input bit
               unsigned inbit = in & ibmask;
               int shift = ib[i]-ob;
               if(shift<0)
                       inbit = inbit << abs(shift);</pre>
               else if(shift > 0)
                       inbit = inbit >> shift;
               out |= inbit;
       masterVal = out;
unsigned reg::shiftData(unsigned out, unsigned in, unsigned* ib)
               // iterate through each bit of the output word, copying in bits from the input
               // word and transposing bit position according to the specification (ib)
       for(unsigned i=0; i<16; i++)</pre>
               if(ib[i] == BX) continue; // BX is 'don't care', so leave it alone
                       // zero the output bit at 'ob', where ob specifies a bit
                       // position (numbered 16-1, where 1 is lsb)
               unsigned ob = 16-i;
```

```
SCL (SCL.h)
```

```
/***********************************
* SCL - SCALER subsystem
   AUTHOR:
              John Pultorak
               9/22/01
   DATE:
   FILE:
              SCL.h
   VERSIONS:
   DESCRIPTION:
     Scaler for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
   NOTES:
 *******************
#ifndef SCL_H
#define SCL_H
#include "reg.h"
class regF17 : public reg
public:
      regF17() : reg(2, "%01o") { }
class regF13 : public reg
public:
      regF13() : reg(2, "%01o") { }
class regF10 : public reg
public:
      regF10(): reg(2, "%01o") { }
class regSCL : public reg
public:
      regSCL(): reg(17, "%060") { }
class SCL
public:
       static void doexecWP_SCL();
       static void doexecWP_F17();
       static void doexecWP_F13();
      static void doexecWP_F10();
       static regSCL register_SCL;
              // Normally outputs '0'; outputs '1' for one
              // clock pulse at the indicated frequency.
       static unsigned F17x();
                               // 0.78125 Hz scaler output
// 12.5 Hz scaler output
       static unsigned F13x();
                                  // 100 Hz scaler output
       static unsigned F10x();
       static regF17 register_F17;
       static regF13 register_F13;
       static regF10 register_F10;
};
```

```
SCL (SCL.cpp)
/******************************
* SCL - SCALER subsystem
*
   AUTHOR:
               John Pultorak
               9/22/01
   DATE:
   FILE:
               SCL.cpp
  NOTES: see header file.
 ******************
* /
#include "SCL.h"
#include "CTR.h"
#include "MON.h"
regSCL SCL::register_SCL;
regF17 SCL::register_F17;
regF13 SCL::register_F13;
regF10 SCL::register_F10;
enum oneShotType { // **inferred; not defined in orignal R393 AGC4 spec.
       WAIT_FOR_TRIGGER=0,
       OUTPUT_PULSE=1,
                                   // LSB (bit 1) is the output bit for the one-shot
       WAIT_FOR_RESET=2
};
void SCL::doexecWP_F17()
       int bit = SCL::register_SCL.readField(17,17);
       switch(register_F17.read())
                                   if(bit==1) register_F17.write(OUTPUT_PULSE); break;
       case WAIT_FOR_TRIGGER:
       case OUTPUT_PULSE:
                                   register_F17.write(WAIT_FOR_RESET); break;
       case WAIT_FOR_RESET: if(bit==0) register_F17.write(WAIT_FOR_TRIGGER); break;
       default: ;
}
void SCL::doexecWP_F13()
       int bit = SCL::register_SCL.readField(13,13);
       switch(register_F13.read())
                                   if(bit==1) register_F13.write(OUTPUT_PULSE); break;
       case WAIT_FOR_TRIGGER:
       case OUTPUT_PULSE:
                                   register_F13.write(WAIT_FOR_RESET); break;
       case WAIT_FOR_RESET: if(bit==0) register_F13.write(WAIT_FOR_TRIGGER); break;
       default: ;
}
void SCL::doexecWP_F10()
       int bit = SCL::register_SCL.readField(10,10);
       switch(register_F10.read())
       case WAIT_FOR_TRIGGER:
                                   if(bit==1) register_F10.write(OUTPUT_PULSE); break;
       case OUTPUT PULSE:
                                   register_F10.write(WAIT_FOR_RESET);
              CTR::pcUp[TIME1] = 1;
              CTR::pcUp[TIME3] = 1;
              CTR::pcUp[TIME4] = 1;
              break;
       case WAIT_FOR_RESET: if(bit==0) register_F10.write(WAIT_FOR_TRIGGER); break;
       default: ;
}
unsigned SCL::F17x()
```

return register_F17.readField(1,1);

```
SEQ (SEQ.h)
```

```
/***********************************
* SEQ - SEQUENCE GENERATOR subsystem
   AUTHOR:
               John Pultorak
   DATE:
               9/22/01
 * FILE:
               SEO.h
   VERSIONS:
  DESCRIPTION:
     Sequence Generator for the Block 1 Apollo Guidance Computer prototype (AGC4).
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
  NOTES:
 *******************
#ifndef SEQ_H
#define SEQ_H
#include "reg.h"
#define MAXPULSES 15
#define MAX_IPULSES 5 // no more than 5 instruction-generated pulses active at any time
enum cpType { // **inferred; not defined in orignal R393 AGC4 spec.
       NO_PULSE=0,
       // OUTPUTS FROM SUBSYSTEM A
       CI
            =1, // Carry in
       CLG
              =2,
                     // Clear G
                    // Clear loop counter
       CLCTR = 3,
              =4,
                    // Loop counter
// Generate Parity
       CTR
       GP
              =5,
       KRPT
              =6,
                    // Knock down Rupt priority
       NISQ
              =7,
                    // New instruction to the SQ register
              =8,
                     // Read A
       RA
              =9,
       RR
                     // Read B
                     // Read bit 14
       RB14
              =10,
                     // Read C
       RC
              =11,
                    // Read G
// Read LP
              =12,
       RG
       RIP
              =13,
       RP2
              =14,
                     // Read parity 2
              =15,
       RQ
                     // Read Q
                     // Read RUPT address
       RRPA
              =16,
                     // Read sign bit
       RSB
              =17,
                     // Read selected counter address
       RSCT
              =18,
       RU
              =19,
                     // Read sum
       RZ
              =20,
                     // Read Z
              =21,
                     // Read 1
       R1
                     // Read 1 complimented // Read 2
       R1C
              =22,
       R2
              =23,
       R22
              =24,
                     // Read 22
              =25,
       R24
                     // Read 24
                     // Stage 1
       ST1
              =26,
       ST2
              =27,
                     // Stage 2
       TMZ
              =28,
                     // Test for minus zero
       TOV
              =29,
                     // Test for overflow
              =30,
                     // Test parity
       TP
                     // Test for resume
       TRSM
              =31,
       TSGN
              =32,
                     // Test sign
       TSGN2
              =33,
                     // Test sign 2
                     // Write A
              =34,
       WA
              =35,
       WATIP
                    // Write A and LP
                    // Write B
       WB
              =36,
              =37,
                    // Write G (do not reset)
```

```
WLP
       =38,
               // Write LP
               // Write overflow counter
WOVC
       =39.
               // Write overflow RUPT inhibit
TVOW
       =40,
       =41,
WOVR
               // Write overflow
               // Write P
WP
       =42,
WPx
       =43,
               // Write P (do not reset)
WP2
       =44,
               // Write P2
       =45,
               // Write O
WΟ
WS
       =46,
               // Write S
WX
       =47,
               // Write X
               // Write Y
WY
       =48,
WYx
       =49,
               // Write Y (do not reset)
               // Write Z
W7.
       =50.
// OUTPUTS FROM SUBSYSTEM A; USED AS INPUTS TO SUBSYSTEM B ONLY;
// NOT USED OUTSIDE CPM
RSC
       =51,
              // Read special and central (output to B only, not outside CPM)
WSC
               // Write special and central (output to B only, not outside CPM)
WG
       =53,
               // Write G (output to B only, not outside CPM)
// OUTPUTS FROM SUBSYSTEM A; USED AS INPUTS TO SUBSYSTEM C ONLY;
// NOT USED OUTSIDE CPM
       =54,
              // Subsequence DV1 is currently active
SMP1
       =55,
               // Subsequence MP1 is currently active
SRSM3
               // Subsequence RSM3 is currently active
      =56.
// EXTERNAL OUTPUTS FROM SUBSYSTEM B
       =57,
RAO
               // Read register at address 0 (A)
RA1
       =58,
               // Read register at address 1 (Q)
       =59,
RA2
               // Read register at address 2 (Z)
RA3
       =60,
               // Read register at address 3 (LP)
               // Read register at address 4
RA4
       =61,
       =62,
RA5
               // Read register at address 5
RA6
       =63,
               // Read register at address 6
               // Read register at address 7
RA7
       =64,
RA10
       =65,
               // Read register at address 10 (octal)
               // Read register at address 11 (octal)
RA11
       =66,
RA12
       =67,
               // Read register at address 12 (octal)
RA13
        =68,
               // Read register at address 13 (octal)
       =69,
               // Read register at address 14 (octal)
RA14
       =70,
RBK
               // Read BNK
       =71,
               // Write register at address 0 (A)
WA0
WA1
       =72,
               // Write register at address 1 (Q)
               // Write register at address 2 (Z)
       =73,
WA2
WA3
       =74,
               // Write register at address 3 (LP)
       =75,
               // Write register at address 10 (octal)
WA10
WA11
       =76,
               // Write register at address 11 (octal)
WA12
       =77,
               // Write register at address 12 (octal)
WA13
       =78,
               // Write register at address 13 (octal)
               // Write register at address 14 (octal)
       =79,
WA14
       =80,
WBK
               // Write BNK
WGn
       =81,
               // Write G (normal gates)**
               // Write into CYR
W20
       =82,
W21
       =83.
               // Write into SR
               // Write into CYL
W2.2
       =84,
W23
       =85,
               // Write into SL
// THESE ARE THE LEFTOVERS -- THEY'RE PROBABLY USED IN SUBSYSTEM C
//
GENRST =86,
               // General Reset**
CLINH =87,
               // Clear INHINT**
CLINH1 =88,
               // Clear INHINT1**
CLSTA
       =89,
               // Clear state counter A (STA) **
CLSTB
       =90,
               // Clear state counter B (STB) **
       =91,
               // Clear SNI**
CLISO
CLRP
       =92,
               // Clear RPCELL**
       =93,
               // Set INHINT**
TNH
RPT
       =94,
               // Read RUPT opcode **
       =95,
               // Write G from memory
SBWG
SETSTB =96,
               // Set the ST1 bit of STB
       =97,
               // Write E-MEM from G
WF:
               // Write PCTR (latch priority counter sequence)**
WPCTR =98,
WSQ
       =99,
               // Write SQ
```

```
WSTB
       R2000
};
// INSTRUCTIONS
        // Op Codes, as they appear in the SQ register.
enum instruction {
       // The code in the SQ register is the same as the op code for these
       // four instructions.
       TC
               =00,
                     // 00
                              тс к
                                              Transfer Control
                                                                            1 MCT
       CCS
               =01,
                      // 01
                              CCS K
                                             Count, Compare, and Skip
                                                                             2 MCT
                      // 02
                             INDEX K
       INDEX
               =02,
                                                                             2 MCT
                      // 03
                              XCH K
       XCH
               =03,
                                              Exchange
                                                                             2 MCT
       // The SQ register code is the op code + 010 (octal). This happens because all
       // of these instructions have bit 15 set (the sign (SG) bit) while in memory. When the
       // instruction is copied from memory to the memory buffer register (G) to register
       // B, the SG bit moves from bit 15 to bit 16 and the sign is copied back into bit
        // 15 (US). Therefore, the CS op code (04) becomes (14), and so on.
               =014, // 04 CS K
       CS
                                             Clear and Subtract
               =015, // 05
=016, // 06
       TS
                              TS K
                                              Transfer to Storage
                                                                             2 MCT
                             AD K
       AD
                                             Add
                                                                             2 or 3 MCT
               =017, // 07
       MASK
                             MASK K
                                              Bitwise AND
                                                                             2 MCT
       // These are extended instructions. They are accessed by executing an INDEX 5777
       \ensuremath{//} before each instruction. By convention, address 5777 contains 47777. The INDEX
       \ensuremath{//} instruction adds 47777 to the extended instruction to form the SQ op code. For
       // example, the INDEX adds 4 to the 4 op code for MP to produce the 11 (octal; the
       // addition generates an end-around-carry). SQ register code (the 7777 part is a
       // negative zero).
               =011, // 04
=012, // 05
       MΡ
                              MP K
                                             Multiply
                                                                             10 MCT
       DV
                              DV K
                                             Divide
                                                                            18 MCT
               =013, // 06
                                             Subtract
                             SU K
                                                                             4 or 5 MCT
};
enum subseq {
       TC0
               =0,
       CCS0
               =1,
       CCS1
               =2.
       NDX0
               =3,
       NDX1
               =4,
       RSM3
               =5,
       XCH0
               =6,
       CS0
               =7,
       TS0
               =8,
       AD0
               =9,
       MASK0
               =10,
       MPO
               =11.
       MP1
               =12.
       MP3
               =13,
       DV0
               =14,
       DV1
               =15,
       SUO
               =16,
       RUPT1
               =17,
       RUPT3
               =18,
       STD2
               =19,
       PINC0
               = 2.0.
       MINC0
              =21,
       SHINCO = 22,
       NO_SEQ =23
};
enum scType \{\ //\ \text{identifies subsequence for a given instruction}
       SUB0=0,
                     // ST2=0, ST1=0
       SUB1=1,
                      // ST2=0, ST1=1
       SUB2=2,
                      // ST2=1, ST1=0
                       // ST2=1, ST1=1
       SUB3=3
};
enum brType {
                      // BR1=0, BR2=0
               =0,
       BR00
       BR01
               =1,
                      // BR1=0, BR2=1
```

```
=2, // BR1=1, BR2=0
=3, // BR1=1, BR2=1
        BR10
        BR11
                       // NO BRANCH
        NO_BR =4
};
const int GOPROG
                        =02000;
                                   // bottom address of fixed memory
class regSQ : public reg
public:
       regSQ(): reg(4, "%02o") { }
class regSTA : public reg
public:
       regSTA() : reg(2, "%010") { }
class regSTB : public reg
public:
       regSTB() : reg(2, "%01o") { }
class regBR1 : public reg
public:
       regBR1() : reg(1, "%01o") { }
class regBR2 : public reg
public:
       regBR2() : reg(1, "%01o") { }
};
class regCTR : public reg
public:
       regCTR() : reg(3, "%01o") { }
class regSNI : public reg
public: regSNI() : reg(1, "%010") { }
};
class SEQ
public:
        static void execWP_GENRST();
        static void execWP_WSQ();
        static void execWP_NISQ();
        static void execWP_CLISQ();
        static void execWP_ST1();
        static void execWP_ST2();
       static void execWP_TRSM();
static void execWP_CLSTA();
        static void execWP_WSTB();
        static void execWP_CLSTB();
        static void execWP_SETSTB();
       static void execWP_TSGN();
static void execWP_TOV();
        static void execWP_TMZ();
        static void execWP_TSGN2();
        static void execWP_CTR();
        static void execWP_CLCTR();
        static regSNI register_SNI;
                                               // select next intruction flag
        static cpType glbl_cp[MAXPULSES];
                                               // current set of asserted control pulses
                                                (MAXPULSES)
        static char* cpTypeString[];
```

```
// Test the currently asserted control pulses; return true if the specified
// control pulse is active.
static bool isAsserted(cpType pulse);

// Return a string containing the names of all asserted control pulses.
static char* getControlPulses();

static subseq glbl_subseq; // currently decoded instruction subsequence

static regSQ register_SQ; // instruction register
static regSTA register_STA; // stage counter A
static regSTB register_STB; // stage counter B
static regBR1 register_BR1; // branch register1
static regBR2 register_BR2; // branch register2
static regCTR register_LOOPCTR; // loop counter

static char* instructionString[];
};

#endif
```

```
SEQ (SEQ.cpp)
```

```
/**********************************
* SEQ - SEQUENCE GENERATOR subsystem
*
   AUTHOR:
                   John Pultorak
   DATE:
                  9/22/01
 * FILE:
                  SEQ.cpp
 * NOTES: see header file.
 ************************
* /
#include "SEQ.h"
#include "ADR.h"
#include "BUS.h"
regSNI SEQ::register_SNI;
                                  // select next intruction flag
// current set of asserted control pulses (MAXPULSES)
cpType SEQ::glbl_cp[];
regSQ SEQ::register_SQ;
                                   // instruction register
                                   // stage counter A
regSTA SEQ::register_STA;
                                  // stage counter B
// branch register1
// branch register2
regSTB SEQ::register_STB;
regBR1 SEQ::register_BR1;
regBR2 SEQ::register_BR2;
regCTR SEQ::register_LOOPCTR; // loop counter
                                   // currently decoded instruction subsequence
subseq SEQ::glbl_subseq;
char* SEQ::instructionString[] =
         "TC",
         "CCS",
         "INDEX",
         "XCH",
         " * * * "
         "***"
         "***",
         "***"
         "***",
         "MP",
         "DV",
         "SU",
         "CS",
         "TS",
         "AD",
         "MASK"
};
char* SEQ::cpTypeString[] =
         "NO_PULSE",
         // OUTPUTS FROM SUBSYSTEM A
        // OUTPUTS FROM SUBSYSTEM A

"CI", "CLG", "CLCTR", "CTR", "GP", "KRPT", "NISQ", "RA", "RB",
"RB14", "RC", "RG", "RLP", "RP2", "RQ", "RRPA", "RSB", "RSCT",
"RU", "RZ", "R1", "R1C", "R2", "R22", "R24", "ST1", "ST2", "TMZ",
"TOV", "TP", "TRSM", "TSGN", "TSGN2", "WA", "WALP", "WB", "WGX",
"WLP", "WOVC", "WOVI", "WOVR", "WP", "WPx", "WP2", "WQ", "WS",
         "WX", "WY", "WYx", "WZ",
         // OUTPUTS FROM SUBSYSTEM A; USED AS INPUTS TO SUBSYSTEM B ONLY;
         // NOT USED OUTSIDE CPM
         "RSC", "WSC", "WG",
         // OUTPUTS FROM SUBSYSTEM A; USED AS INPUTS TO SUBSYSTEM C ONLY;
         // NOT USED OUTSIDE CPM
         "SDV1", "SMP1", "SRSM3",
         // EXTERNAL OUTPUTS FROM SUBSYSTEM B
```

```
"RAO", "RA1", "RA2", "RA3", "RA4", "RA5", "RA6", "RA7", "RA10", "RA11", "RA12", "RA13", "RA14", "RBK", "WA0", "WA1", "WA2", "WA3", "WA10", "WA11", "WA12", "WA13", "WA14", "WBK", "WGn", "W20", "W21", "W22", "W23",
         // THESE ARE THE LEFTOVERS -- THEY'RE PROBABLY USED IN SUBSYSTEM C
         "GENRST", "CLINH", "CLINH1", "CLSTA", "CLSTB", "CLISQ", "CLRP", "INH", "RPT", "SBWG", "SETSTB", "WE", "WPCTR", "WSQ", "WSTB", "R2000"
};
void SEQ::execWP_GENRST()
         register_SQ.write(0);
         register_BR1.write(0);
         register_BR2.write(0);
         register_SNI.write(0);
         register_LOOPCTR.write(0);
         register_STA.write(0);
         register_STB.write(0);
void SEQ::execWP_WSQ()
         register_SQ.write(BUS::glbl_WRITE_BUS >> 12);
void SEQ::execWP_NISQ()
{
         register_SNI.writeField(1,1,1); // change to write(1)??
}
void SEQ::execWP_CLISQ()
{
         register_SNI.writeField(1,1,0); // change to write(0)??
bool SEQ::isAsserted(cpType pulse)
         for(unsigned i=0; i<MAXPULSES; i++)</pre>
                  if(glbl_cp[i] == pulse) return true;
         return false;
}
char* SEQ::getControlPulses()
         static char buf[MAXPULSES*6];
         strcpy(buf,"");
         for(unsigned i=0; i<MAXPULSES && glbl_cp[i] != NO_PULSE; i++)</pre>
                  strcat(buf, cpTypeString[glbl_cp[i]]);
strcat(buf," ");
         //if(strcmp(buf,"") == 0) strcat(buf,"NONE");
         return buf;
}
void SEQ::execWP_ST1()
         register_STA.writeField(1,1,1);
```

```
void SEQ::execWP_ST2()
       register_STA.writeField(2,2,1);
void SEQ::execWP_TRSM()
       if(ADR::EQU_25())
               register_STA.writeField(2,2,1);
void SEQ::execWP_CLSTA()
       register_STA.writeField(2,1,0);
void SEQ::execWP_WSTB()
       register_STB.write(SEQ::register_STA.read());
void SEQ::execWP_CLSTB()
       register_STB.writeField(2,1,0);
void SEQ::execWP_SETSTB()
{
       register_STB.writeField(2,1,1);
void SEQ::execWP_TSGN()
               // Set Branch 1 FF
                     if sign bit is '1' (negative sign)
       if(BUS::glbl_WRITE_BUS & 0100000)
              register_BR1.write(1);
               register_BR1.write(0);
void SEQ::execWP_TOV()
               // Set Branch 1 FF
                      if negative overflow (sign==1; overflow==0)
       if((BUS::glbl_WRITE_BUS & 0140000) == 0100000)
               register_BR1.write(1);
       else
               register_BR1.write(0);
               // Set Branch 2 FF
                      if positive overflow (sign==0; oveflow==1)
       if((BUS::glbl_WRITE_BUS & 0140000) == 0040000)
               register_BR2.write(1);
       else
               register_BR2.write(0);
}
void SEQ::execWP_TSGN2()
               // Set Branch 2 FF
               // if sign bit is '1' (negative sign)
```

```
TPG (TPG.h)
```

```
/***********************************
* TPG - TIME PULSE GENERATOR subsystem
   AUTHOR:
               John Pultorak
               9/22/01
   DATE:
   FILE:
               TPG.h
   VERSIONS:
   DESCRIPTION:
     Time Pulse Generator and Start/Stop Logic for the Block 1 Apollo Guidance
     Computer prototype (AGC4).
   SOURCES:
     Mostly based on information from "Logical Description for the Apollo
     Guidance Computer (AGC4)", Albert Hopkins, Ramon Alonso, and Hugh
     Blair-Smith, R-393, MIT Instrumentation Laboratory, 1963.
 *************************
#ifndef TPG_H
#define TPG_H
#include "reg.h"
// Start/Stop Logic and Time Pulse Generator Subsystem
enum tpType {
    STBY
                     =0,
      PWRON
                     =1.
                     =2,
                           // TIME PULSE 1: start of memory cycle time (MCT)
       TP2
                     =3,
       TP3
                     =4,
                     =5,
       TP4
       TP5
                     =6,
       TP6
                     =7,
                            // EMEM is available in G register by TP6
       TP7
                     =8,
                            // FMEM is available in G register by TP7
      TP8
                     =9,
      TP9
                     =10,
       TP10
                            // G register written to memory beginning at TP10
                     =11,
                            // TIME PULSE 11: end of memory cycle time (MCT)
      TP11
                     =12,
      TP12
                     =13,
                           // select new subsequence/select new instruction
       SRLSE
                     =14,
                           // step switch release
       WAIT
};
class regSG : public reg
public: regSG() : reg(4, "%020") { }
};
class TPG
public:
       static void doexecWP TPG();
       static regSG register_SG;
       static char* tpTypestring[];
};
#endif
```

```
TPG (TPG.cpp)
/***********************************
* TPG - TIME PULSE GENERATOR subsystem
               John Pultorak
   AUTHOR:
               9/22/01
   DATE:
* FILE:
               TPG.cpp
   NOTES: see header file.
 **********************
* /
#include "TPG.h"
#include "MON.h"
#include "SCL.h"
#include "SEQ.h"
#include "OUT.h"
char* TPG::tpTypestring[] = // must correspond to tpType enumerated type
{
       "STBY", "PWRON", "TP1", "TP2", "TP3", "TP4", "TP5", "TP6", "TP7", "TP8", "TP9", "TP10", "TP11", "TP12", "SRLSE", "WAIT"
};
regSG TPG::register_SG; // static member
void TPG::doexecWP TPG()
       unsigned mystate = register_SG.read();
       if(MON::PURST)
              mystate = STBY;
       else
       switch(mystate)
       case STBY:
                      if(!MON::PURST && ((!MON::FCLK) || SCL::F17x())) mystate = PWRON; break;
       case PWRON:
                     if(((!MON::FCLK) | SCL::F13x())) mystate = TP1; break;
                     mystate = TP2;
       case TP1:
                                            break;
       case TP2:
                     mystate = TP3;
                                            break;
       case TP3:
                     mystate = TP4;
                                            break;
                     mystate = TP5;
       case TP4:
                                            break;
       case TP5:
                     mystate = TP6;
                                            break;
       case TP6:
                     mystate = TP7;
                                            break;
       case TP7:
                     mystate = TP8;
                                            break;
       case TP8:
                     mystate = TP9;
                                            break;
       case TP9:
                     mystate = TP10;
                                           break;
       case TP10:
                     mystate = TP11;
                                           break;
       case TP11:
                     mystate = TP12;
                                            break;
       case TP12:
              if(SEQ::register_SNI.read() && OUT::register_OUT1.readField(8,8) && MON::SA)
                      mystate = STBY;
                      // the next transition to TP1 is incompletely decoded; it works because
                      // the transition to STBY has already been tested.
              else if((MON::RUN) | (!SEQ::register_SNI.read() && MON::INST))
                      mystate = TP1;
              else
                     mystate = SRLSE;
              break;
                      if(!MON::STEP) mystate = WAIT; break;
       case SRLSE:
       case WAIT:
              if(MON::STEP | MON::RUN)
                    mystate = TP1;
              break;
       default:
                             break;
```

register_SG.write(mystate);

}